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Abstract
H ig h -S p eed  A n a logu e P recon d ition in g  
a n d  D a ta  A cq u isitio n  S ystem s  
Francis Leonard
The design o f  a high-speed, low-cost, generic analogue preconditioning system, 
which is capable o f interfacing with a wide variety of transducers, is described. A 
multi-purpose, configurable data acquisition module, which is also capable o f data 
generation, is presented. Software support is provided by advanced signal analysis 
and innovative presentation algorithms that are implemented on a powerful embedded 
digital signal processor.
Precision voltage-feedback and high-speed current-feedback operational amplifiers 
are combined to form adaptable, front-end multi-stage composite amplifiers. These 
distinctive composite amplifiers retain the individual qualities o f their incorporated 
parts. The amplifier’s output voltage range is designed to match a standard ADC input 
voltage range. Easy to implement data converter circuitry and front-end signal 
amplification components were implemented on a detachable printed circuit daughter­
board. A resourceful method o f interfacing allows a series o f Texas Instruments DSP 
mother-boards to be accessible. The PCB features single and dual input channel 
operation, adjustable input voltage ranges and sampling rates under software control. 
Bi-directional capability adds diagnostic functionality to the already versatile high- 
performance data acquisition system.
The high-speed preconditioning and data converter element’s vulnerability to 
inconsistent and non-ideal real world effects such as noise, signal interference, 
parasitics, proximity effects and other layout problems is discussed.
Real-time digital filtering, spectrum and phase analysis sub-routines form code­
intensive multi-functional programmes that simultaneously display visually and 
record numerically the input signal properties in a comprehensive fashion. A user 
directed, automated, calibration software programme was developed to correct for 
precision-based errors caused by the signal conditioning instrumentation.
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1.1 Project Objectives
1.2 Summary of Achievements
1.3 Organisation of the Thesis
Introduction
A human body’s nervous system is exceptionally versatile. A fully functional nervous 
system is capable o f managing five dissimilar sensory data types simultaneously; and 
with bi-directional capability the nervous system receives and transmits data between 
sensory organs and the brain, where the data is processed. The characteristics o f an 
electronic based signal conditioning element might be compared to those o f the 
nervous system in terms o f adaptability and multi-functionality.
Nowadays a software-supported microprocessor resides at the nerve centre of any 
high-performance data acquisition system. When programmed appropriately, a 
powerful microprocessor can deal with complex signalling problems almost 
instantaneously. The principal software algorithms analyse the sensor data of interest 
once any unwanted signals or noise, which could possibly become significant during 
analogue signal conditioning and susceptible interfacing stages, have been extracted.
Even with the vast array o f commercially available hardware, it is rarely possible to 
meet system performance and cost goals with exclusively off-the-shelf products. 
Thus, in the context o f this work, the design of alternative adaptable signal 
conditioning elements to be compatible with a series o f powerful processors was 
addressed. To increase the resultant (high-speed) data acquisition system’s appeal, the 
developed sensor interface is flexible enough to be used with a wide variety of 
transducers. Advanced software programmes with real-time signal analysis, signal 
presentation and diagnostic functionality support the interface, instrumentation, and 
embedded digital signal processing.
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Furthermore, as products and systems grow in complexity, there is an increasing need 
for embedded sensors, creating so-called “Smart Products” -  products that interact 
intelligently with their users and with their environments. Indeed, embedded sensors 
are already an essential means of ensuring reliability and safety in many applications. 
However, cost again remains a significant barrier, in this case, to the adaptation of 
embedded sensors within many products. From automotive control to environmental 
monitoring systems, transducers with different characteristics are involved, each 
requiring different circuitry for signal conditioning. Thus, in general terms, the project 
was concerned with the integration o f low-cost, easy to use sensors into 
instrumentation systems designed to handle a range of signals with contrasting 
characteristics. The key element o f the project was the development o f a configurable 
system to interrogate the transducers, condition the resultant data and output the data 
in a format for transmission.
This work was undertaken as part o f a larger research project entitled “Generic 
embedded sensor development.” The project began in January o f 2001 and was 
completed by August o f 2004. Three PEI Technologies (formerly known as Power 
Electronics Ireland) centres collaborated on this project. The centres were the 
University o f Limerick Analogue Centre (ULA), the University o f Limerick Thermal 
Centre (ULT) and the Dublin City University (DCU) centre. The University o f 
Limerick Analogue centre (ULA) was the principal investigator and had overall 
management responsibility for the project. PEI Technologies was one o f several 
government sponsored national Programmes o f Advanced Technology (PAT) that 
involved the partnership between Enterprise Ireland, industry and the universities 
[1- 1].
The DCU centre was responsible for the selection, design, linearisation, 
compensation, calibration and implementation of the signal conditioning/processing 
elements. The specific part o f the DCU work discussed in this thesis includes (as 
defined by the following project objectives): analogue preconditioning, amplification, 
data conversion, calibration and digital signal processing (DSP). Figure 1.1 illustrates, 
the systems involved.
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Figure 1.1: Generic data acquisition and data generation signal flow diagram
1.1 Project Objectives
This work at DCU specifically set out to develop a high-performance, low-cost, 
generic analogue preconditioning system capable o f interfacing with a wide variety o f 
transducers. In particular, the goals were to develop a single configurable, high-speed, 
multi-purpose, data acquisition (and data generation) module and to implement a real­
time signal analysis and signal presentation system on an embedded digital signal 
processor with diagnostic functionality. Methods o f compensating for offset and/or 
sensitivity errors caused by signal conditioning instrumentation were also 
investigated.
1.2 Summary of Achievements
A standard series o f composite analogue preconditioning amplifier designs were 
implemented. This facilitated a range o f sensor output signals and ensured that the 
resulting data acquisition system has a broad application base potential. The 
preconditioning amplifiers and data converter modules, which combine to form a 
high-performance data acquisition system, were separately and collectively evaluated 
in terms o f speed and precision using different temperature conditions during the 
precision analysis. The data acquisition/generation devices were incorporated onto a 
printed circuit daughter-board that is designed to interface with a range o f powerful
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DSP mother-boards. This daughter-board is a useful early prototype for future on chip 
integration.
Software programmes were written to control the data acquisition system’s primary 
features, which include the level o f amplification and the system’s sample rate. A set 
of multi-functional programmes supporting digital filtering functions and advanced 
signal processing algorithms were developed and tested. A user directed automated 
calibration software programme was also developed to compensate for any significant 
system offset and/or sensitivity errors.
1.3 Organisation of the Thesis
A literature review of the recent advances in sensor interfacing and instrumentation is 
presented in Chapter 2. This survey highlights the amount o f academic interest in 
sensor-based instrumentation, circuit design and signal processing.
If an analogue-to-digital converter (ADC) is treated as part o f the signal conditioning 
circuitry, the instrumentation preceding the ADC (for example an amplifier) is termed 
a preconditioning element with respect to the ADC. When attempting to create a data 
acquisition system, this preconditioning element is of crucial importance to the 
system’s overall performance. An entire chapter (Chapter 3) has been devoted to 
modelling and simulating the analogue amplifier’s designs.
Chapter 3 begins by establishing the high-performance standard that an amplifier 
system must reach before it can be considered for implementation. The composite 
amplifier design presented provides a method o f optimising an amplifier system that 
combines two or more op-amps, with contrasting specifications, in cascade form. 
Precision and high-speed op-amps are considered with the support o f PSpice 
simulation software. A cost-effective and compact gain selection system is also 
presented.
Methods of implementing the particular composite amplifiers are documented in 
Chapter 4. Specific layout and hardware assembly issues are discussed. The
4
composite amplifier’s dc precision and ac analysis test results are illustrated, 
predominantly by tabular and graphical means.
Chapter 5 initially deals with the difference amplifier functioning as a signal level 
shifter. Suitable high-speed ADC and DAC devices are discussed and tested. 
Calibration techniques, capable o f minimising system non-linearity errors, are 
introduced and illustrated with the use of a flowchart diagram. A selection o f the DSP 
platforms available from Analog Devices (AD) and Texas Instruments (TI) is also 
reviewed. A successful physical method o f interfacing the signal conditioning and 
signal processing sub-systems is discussed. A printed circuit daughter-board design is 
described in detail; this incorporates the data acquisition/generation devices and is 
designed to interface with a range o f powerful DSP mother-boards.
In Chapter 6, the advanced signal processing software is discussed in detail. A series 
o f DSP algorithms (digital filtering and FFT), implemented on the TI low-cost 
TMS320C6711 DSP development platform, is discussed. Information required to 
optimise the external memory interface (EMIF) and enhanced direct memory access 
(EDMA) controller are presented, leading to high-speed data transfer rates between 
the peripheral daughter-board and the DSP’s internal memory. Real-time signal 
analysis functions are also incorporated into high-level C language programmes as 
important signal properties are displayed within the TI Code Composer Studio (CCS) 
and/or Matlab applications.
Chapter 7 is devoted to summarising the major points o f the thesis. Referenced source 
code functions and programmes are contained, in full, within the appendices. The 
daughter-board schematic diagrams and the component list that form the PCB are also 
contained in the appendices.
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2.1 Research Papers
2.1.1 Low-Noise Data Acquisition System
2.1.2 Integrated Sensor Interface
2.1.3 Standard Transducer Interface
2.1.4 Microsensor Interface
2.1.5 Sensor Interface Microinstruments
2.1.6 Generic Interface Chip
2.1.7 Future Sensor Interface Electronics
2.1.8 On-Chip Sensor Electronics
2.1.9 Microsensors and Packaging
2.1.10 Digital Bus Interface
2.1.11 FIR Digital Filtering
2.1.12 All-Digital Front-End Sensors
2.2 Research Institutions
2.2.1 Physical Electronics Laboratory
2.2.2 University of Michigan
2.2.3 Delft University of Technology
2.3 Summary and Project Direction
In an effort to identify and understand the existing research, which is significant for 
the project while providing a context for the thesis, a literature review was 
undertaken. As a result o f  this review, the initial and general direction o f the project 
was established. The topics researched range from transducer interfaces and 
instrumentation design to data acquisition system processing. In addition to reviewing 
relevant technical papers, the works o f a number o f academic institutions have been 
highlighted within this chapter.
2
Literature 
Review
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2.1 R esearch Papers
The reviewed papers are organised such that the commercially available products are 
outlined first, while the purely academic based research systems complete the 
descriptive study. The most crucial concepts and issues that are addressed with 
respect to this project include low-cost, multi-purpose, transducer interface, 
programmable analogue front-end control, high-speed precision instrumentation 
designs and embedded support o f advanced processing algorithms. There is a degree 
o f repetition of these topics across the papers surveyed, which indicates a relationship 
between the different research works investigated.
The author(s), bibliography referred number and year in which the paper was 
published are shown for each paper reviewed. Despite the age o f some o f these 
articles, they still form useful background information that is relevant to 
understanding and investigating further the topics being researched.
2.1.1 Low-Noise Data Acquisition System
A. Bindra [2-1] 1999 - Ultra-low-noise data acquisition IC  tackles multiple sensors. 
Author reviews the Cirrus Logic (USA) product in Electronic Design Magazine.
This article describes an on-chip multiplexer, novel amplifier, and analogue to digital 
converter (ADC) simplified analogue front-end design for precise measurement of 
low-level signals. Cirrus Logic developed a system-level data acquisition converter 
family, the CS533x. By integrating all of the functions needed to directly link sensors 
to microcontrollers or digital systems, the CS533x drastically simplifies the analogue 
front-end. Above all, the chip delivers the lowest noise level compared to other 
instrumentation amplifier solutions.
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2.1.2 Integrated Sensor Interface
McCartney D., Sherry A., Meany T., Cummins T., Brannick D., MacManus L. [2-2] 
1999 - A fu lly  integrated sensor interface chip. Authors are from: Analog Devices 
(Ireland), Accutron Ltd. (Ireland), Trinity College (Ireland).
A single-chip sensor signal conditioning system is described. The chip contains two 
20-bit sigma-delta ADCs. The main ADC has a rail-to-rail input buffer and 
Programmable Gain Amplifier (PGA). There is a 12-bit digital to analogue converter 
(DAC) and current source for sensor excitation and circuitry for sensor fault 
detection. An 8052 microcontroller core is provided for processing the ADC outputs. 
There are 640-bytes o f user flash memory and 8-kbytes o f programme flash. Clocking 
is from a 32kHz watch crystal oscillator. An on-chip Phase-Locked Loop (PLL) 
multiplies up this frequency to provide programmable clocks for the microcontroller. 
The die area is 17mm2 on a 0.5pm Triple-Poly, Triple-Metal (TPTM) flash memory 
process. Power consumption is lOmW at 3V.
The authors propose that, while previous solutions [2-3] have addressed the analogue 
signal conditioning and ADC components o f a sensor system, a need exists to 
integrate the digital signal processing (DSP) also. Moreover an emerging standard, 
IEEE 1451.2 [2-4], has partitioned the sensor interfacing system into two aspects: the 
measurement aspect is dealt with by the Smart Transducer Interface Module (STIM) 
while the application aspects are handled by the Network Capable Application 
Processor (NCAP). Clearly there is a need for a fully integrated sensor interface chip; 
such a chip is described in this paper.
2.1.3 Standard Transducer Interface
Cummins T., Byrne E., Brannick D., Dempsey D.A. [2-5] 1998 - An IEEE 1451 
standard transducer interface chip with 12-bit ADC, two 12-bit DACs, 10-kbyte flash  
EEPROM and 8-bit microcontroller. Authors are from: Analog Devices.
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A single-chip implementation o f an IEEE 1451 Standard Transducer Interface Module 
(STIM) is presented. It integrates an eight-channel, 12-bit ADC, two 12-bit DACs, 
and an 8-bit microcontroller with 256-byte SRAM and 10.5-kbyte flash EEPROM. 
Process complexity is simplified by using a split-gate flash EEPROM cell and metal- 
poly capacitors with a calibration algorithm in the ADC. The chip is 5.0 x 5.0mm in 
0.6[im CMOS, operates over 2.7-5.5V, draws 13mA at 3V/12MHz, and is packaged 
in a 52-pin plastic quad flat pack package.
The recently approved IEEE 1451 standard aims to standardise the interface and 
communication protocol between networked host control systems and various types o f 
sensors and transducers. The main elements of IEEE 1451 are a network-capable 
application processor (NCAP), a standard transducer interface module (STIM), and a 
ten-way transducer independent interface containing serial data and control signals. 
The NCAP typically contains a network transceiver and a processor implementing the 
network communication protocol. The STIM portion contains the sensor interface 
electronics, signal conditioning and conversion, calibration, linearisation, basic 
communication capability, and a non-volatile (NV) 5 65-byte transducer electronic 
data sheet (TEDS).
While this chip can be used as a general-purpose programmable converter, its 
combination o f features makes it specifically suitable for the STIM implementation. A 
12-bit ADC and DAC enable signal conditioning and linearisation for gas sensors, 
battery monitors, and other applications requiring high-resolution conversion. The 
640-byte NV data memory provides the TEDS storage. Since the UART serial port 
will usually be dedicated to programme-code downloading, the second serial port 
provides the 1451.2 serial data and control pins.
2.1.4 Microsensor Interface
Malcovati P., Baltes H., Maloberti F. [2-6] 1996 -P rogress in microsensor interfaces. 
Authors are from: Physical Electronics Laboratory (Switzerland) and Università di 
Pavia (Italy).
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This is a general review o f microsensor interfacing, it gives an overview o f the 
integration o f signal processing on a single chip and the architecture used. It also 
investigates in more detail:
- voltage sensing
thermoelectronic infrared sensor 
thermal converter 
current sensing
magnetic sensors 
UV diodes 
resistive and capacitive sensing 
thermal pressure sensor 
sensor calibration 
and muti-sensor interfaces
2.1.5 Sensor Interface Microinstruments
Kraver K.L., Guthaus M.R., Strong T.D., Bird P.L., Sig Cha G., Hold W., Brown 
R.B., [2-7] 2001 - A mixed-signal sensor interface microinstrument. Authors are 
from: University of Michigan (USA), Kwangwoon University (South Korea), 
National Semiconductor Corp. (Germany).
The paper describes a single chip implementation o f a microinstrument system (called 
MS-8). The chip incorporates voltage, current and capacitive sensor interfaces, a 
temperature sensor, programmable signal amplification, a ten channel 12-bit ADC, an 
8-bit microcontroller with 16-bit hardware multiplier and 40-bit accumulator. Serial 
and parallel interfaces allow digital communication with a host system. The die is 
fabricated in a standard 0.35pm digital CMOS process, occupies 3.8mm x 4.1mm, and 
requires a 3V, 16mA supply.
The chip is the first implementation o f an ongoing project to develop a low power, 
low-cost, multi-purpose sensor interface and data acquisition system. This single chip 
microinstrument contains a programmable analogue front end capable o f interfacing 
to a variety o f sensors. The integrated microcontroller supports the digital filtering
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and compensation o f sensor outputs, the timing control for sampling multiple sensors, 
and the communication with a host system.
The MS-8 is optimised, from instruction set definition to analogue functionality, to 
economically support embedded sensor applications. A minimal version o f the 
microinstrument can be implemented with as few as eight pins. The instruction set 
provides excellent code density and supports the ANSI C programming language. To 
aid code debugging, the MS-8 includes hardware support for a single breakpoint and 
trace event and a development system interface provides instructions for halting the 
processor, single stepping through code and reading/writing system registers. In 
addition, a clock manager provides programmability o f the clock frequency for the 
digital and analogue circuits and each analogue block can be individually powered 
down under software control.
2.1.6 Generic Interface Chip
Yazdi N., Mason A., Najafi K., Wise K.D. [2-8] 2000 — A generic interface chip fo r  
capacitive sensors in low-power multi-parameter microsystems. Authors are from: 
University o f Michigan (USA).
The paper presents a generic low-power sensor interface chip compatible with smart 
microsystems and a wide range o f capacitive transducers. The interface chip is highly 
programmable, can communicate with an external microcontroller using a nine-line 
sensor bus standard, contains a switched-capacitor readout circuit, supports sensor 
self-test and includes a temperature sensor. The circuit can interface with up to six 
external sensors and contains three internal programmable reference capacitors in the 
range of 0.15-8pF. The chip measures 3.2 x 3.2mm, dissipates less than 2.2mW from 
a single 5V supply, and can resolve input capacitance variations of less than IfF in 
10MHz bandwidth.
The research programmes at the University o f Michigan’s Centre for Integrated 
Microsystems are pioneering new advances in many relevant aspects of 
microsystems. The sensor bus is a central part o f the microsystem architecture that
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provides access to multiple sensors while using a limited number o f interconnects. 
The heart o f the microsystem is a microcontroller unit (MCU) that provides stored 
programme control and data handling as well as sensor-specific software routines for 
in-module sensor calibration, digital compensation and self-test. Communication with 
the MCU is performed over the sensor bus and is handled by the bus interface unit. 
Serial data transmitted over the bus is received, decoded, and applied to control 
various interface chip blocks.
The sensor bus interface unit handles the communication between the microsystem 
controller and the capacitive interface chip through the sensor bus. The bus interface 
unit consists of a series o f shift registers that load the input serial data, logic circuitry 
that decodes incoming instructions, on-chip memory to store data written to the 
interface chip and an output multiplexer. A self-test DAC is another important circuit 
building block. The DAC output voltage is typically buffered and is available at one 
of the chip output pads. The DAC output also modulates the amplitude of the clocks 
that drive the sense and reference capacitors. This chip therefore satisfies all the 
requirements o f a capacitive type microsystem: it can interface with a large variety of 
capacitive sensors with base-capacitance and sensitivity spread over a wide range and 
support communication with any microcontroller over a standard sensor bus. In 
addition it has programmable gain and offset control, supports sensor self-test and 
occupies very small die area with no external components.
A number o f these generic capacitive interface circuits are currently employed in a 
low-power wireless muti-element microsystem for environmental monitoring. While 
this wireless battery-powered system provides a prototype for future small portable 
microsystems, the presented generic interface chip and its combined features will be 
essential for the successful realisation o f similar microsystems o f the future.
2.1.7 Future Sensor Interface Electronics
Yamasaki H. [2-9] 1996 — The future o f  sensor interface electronics. Author is from: 
Yokogawa Research Institute Corporation (Japan).
12
“The Future o f  Sensor Interface Electronics” is about future technologies on image 
processing. The functions o f  interface electronics are expanding in several directions: 
extension towards multidimensional sensing system s 
extension towards multilayer signal processing system s 
extension towards multimodal sensing system s 
progress towards more precise sensing system s 
progress towards more reliable sensing system s 
progress towards more human-friendly sensing system s 
progress towards more compact sensing system s
2.1.8 On-Chip Sensor Electronics
Najafi K. [2-10] 1987 -  Sensor-system interface: The influence o f  on-chip electronics. 
Author is from: University o f  M ichigan (U SA ).
This paper reviews the influence o f  on-chip signal conditioning circuitry on the 
performance o f  solid-state integrated sensors. The functions and characteristics o f  
signal conditioning circuitry, w hich interfaces directly with the sensor, are first 
reviewed. Then advantages and disadvantages o f  integrating the circuitry on the 
sensor substrate are discussed. Performance, cost and yield considerations are 
analysed and reviewed. Finally tw o silicon-based sensors, a multielectrode recording 
probe and a capacitive tactile im aging array are compared with regard to the above 
considerations.
2.1.9 Microsensors and Packaging
Baltes H., Brand O. [2-11] 2001 - CMOS-based microsensors and packaging. Authors 
are from: Physical Electronics Laboratory (Switzerland).
This paper reviews a post-CM OS approach, technology for use in CMOS 
microsensors and presents three CM OS-based microsensors developed at the Physical 
Electronics Laboratory (PEL), these being:
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CMOS thermal imager for presence detection,
CMOS chemical microsystem for detection o f volatile organic compounds in air, 
CMOS temperature and stress microsensors for investigation o f wire bonding 
processes.
Regarding the second o f these microsensors, CMOS-based chemical microsensors, 
using spray-coated polymer films as chemically sensitive layers, are developed for the 
detection o f volatile organic compounds in air. The CMOS chemical microsystems 
are packaged using special flip-chip (FC) bonding or chip-on-board [2-12,-13] 
technology. The sensor die is flip-chip mounted onto a chemically inert ceramic 
substrate, where the microsystems can strongly benefit from these established IC 
packaging techniques.
2.1.10 Digital Bus Interface
Correia J.H., Cretu E., Bartek M., Wolffenbuttel R.F. [2-14] 1997 —A low-power low- 
voltage digital bus interface fo r  MCM-based microsystems. Authors are from: Delft 
University o f Technology (The Netherlands).
The paper describes a digital local bus interface that is designed for use in a multi­
chip-composed microsystem. The chip area using a CMOS 1.6um n-well technology 
is 1mm2. Power consumption for 5V at 100kHz is less than 500[iW and for 5V at 
4MHz less than 2mW due to a smart power management o f all functional blocks. The 
bus interface is able to transmit: voltage, frequency, duty-cycle signal data and also 
provides calibration facilities, service request and interrupt request for the smart 
sensors or microactuators.
The bus interface should be versatile enough to ensure efficient communication 
between all sensors and systems on the platform, but simple enough to be on-chip 
merged within the platform. As an additional feature the bus interface should be able 
to handle both digital and semi-digital signals, such as pulse width and frequency 
modulated pulse series. Moreover, self-test should be implemented over the bus by 
using analogue excitation signals and simultaneous semi-digital or digital readout.
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Available bus protocols lack the flexibility that is needed to deal with a multi-sensor 
system on the die level. This paper presents an upgraded version o f the basic 
Integrated Smart Sensor bus (ISS-bus) [2-15], This upgrade is based on a single 
controller to co-ordinate the activity on the bus and includes: a maskable interrupt 
mechanism, calibration facilities, small size, low-power consumption that makes it 
very suitable for implementation on microsystems.
2.1.11 FIR Digital Filtering
Ramanathan S., Visvanathan V., Nandy S.K. [2-16] 1999 -  A computational engine 
fo r  mutirate FIR digital filtering. Authors are from: Indian Institute of Science (India).
This paper proposes a computational engine (CE) to serve as an ASIP (Application 
Specific Instruction-set Processor) implementing compute-intensive/power-critical 
multirate finite impulse response (FIR) digital filtering algorithms in embedded 
systems. The CE is programmable and consists o f a data path and a control path. 
Control sequences necessary to realise a particular filter operation can be programmed 
onto the control path o f the CE. The versatility and efficacy o f the proposed CE are 
demonstrated in this paper.
2.1.12 All-Digital Front-End Sensors
Ben Romdhane M. S., Madisetti V. K. [2-17] 1996 -  All-digital oversampled front- 
end sensors. Authors are from: Georgia Institute o f Technology (USA).
This paper proposes the use o f all-digital oversampling front-end sensors, resulting in 
a performance/cost-effective DSP application. DSP circuits usually use analogue 
front-end anti-aliasing filters to process sensor inputs. These analogue filters have a 
number o f disadvantages with respect to cost, power, stability, and ease o f integration 
in VLSI. Hence the proposed all-digital front-end version could theoretically 
overcome these disadvantages once implemented.
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2.2 Research Institutions
The papers reviewed are collected from a variety o f global academic sources, 
however particular recognition needs to be given to the three research institutions that 
are profiled here below. These research institutions have advanced sensor 
instrumentation and its associated technologies to the point where the resultant 
systems are having a pervasive impact on the future o f the microelectronics industry 
in application fields ranging from automotive systems to environmental monitoring.
2.2.1 Physical Electronics Laboratory
Physical Electronics Laboratory (PEL), Zurich, Switzerland. The laboratory is led by 
Prof. H. Baltes, Dr. O. Brand, Dr. A. Hierlemann and Ch. Hagleitner.
Research is targeted to silicon-integrated micro and nano systems in collaboration 
with silicon IC manufacturers and system users. It includes device physics and 
chemistry, post-CMOS fabrication, packaging, signal conditioning IC and simulation 
tools, as needed for the demonstration o f novel integrated micro and nano systems.
2.2.2 University of Michigan
University o f Michigan, Department o f Electrical Engineering and Computer Science, 
USA. Professors o f interest: Khalil Najafi, Richard B. Brown and Kensall D. Wise.
The Center for Integrated Microsystems within the Department of Electrical 
Engineering is focused on the intersection o f three key areas: microelectronics, 
wireless communications, and microelectromechanical systems (MEMS). The 
resulting integrated microsystems will soon provide button-sized information- 
gathering nodes for distributing sensing applications ranging from environmental 
monitoring to healthcare.
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The Solid-State Electronics Laboratory also within the Department of Electrical 
Engineering is at the forefront o f research in microelectronics and optoelectronics 
with major thrusts in micromachined integrated sensors and actuators, automated 
semiconductor manufacturing, compound semiconductor materials, ultra-high-speed 
microwave and millimeter-wave devices, optoelectronic devices and monolithic 
analogue and digital integrated circuits for different applications.
2.2.3 Delft University of Technology
Delft University of Technology, Department o f Electrical Engineering, The 
Netherlands. The industrial research programme is led by Prof. Joachim N. Burghartz, 
Dr. Marian Bartck, Prof. Johan H. Huijsing and Dr. R.F. Wolffenbuttel.
The research within DIMES is spread over four main themes: high-frequency 
technology for communications, integrated smart microsystems, nano-electronics and 
large area electronics
2.3 Summary and Project Direction
Research in the area o f high-performance data acquisition systems has followed 
several avenues. Early work by Najafi [2-10] was concerned with the influence o f on- 
chip low-noise signal conditioning circuitry on the performance of solid-state 
integrated sensors, while more recent work [2-11] considered the importance of 
sensor IC package techniques. Methods of standardising transducer interfaces 
[2 -5 ,-6 ,-8 ] and the integration o f sensor signal conditioning and signal processing 
component designs were also addressed [2-1,-2,-7,-9] in a number o f related papers. 
Several researchers [2-16,-17] investigated the problem and the development of 
software support and appropriate compensation routines. Further diagnostic facilities 
[2-14] were evolved for testing digital bus functionality. DSP architecture [2-16], 
ideal for high-speed applications, was also discussed.
17
From the state-of-the-art instrumentation addressed in these articles the project’s 
initial design aims and targets were formed: to develop a high-performance, low-cost, 
generic, analogue preconditioning system capable o f interfacing with a wide variety 
of transducers. This front-end analogue signal conditioning system could be combined 
with compatible high-speed bi-directional data converter instrumentation to form a 
multi-purpose data acquisition (and data generation) module with diagnostic 
functionality. A real-time embedded digital signal processing device should provide 
communication between a host PC and the instrumentation.
The amplifier circuit design requires a certain amount o f innovation to establish a 
high-precision and wide-bandwidth preconditioning system. At present, separate op- 
amp devices are manufactured for each distinct application. Therefore a reliable 
method o f incorporating two or more op-amps, with contrasting technologies, is 
essential for maintaining the systems overall desired performance. Specific precision 
and frequency range targets are outlined in Chapter 3. Extensive software simulating 
and practical testing is required to confirm any design’s performance. Also real-world 
problems such as signal interference and parasitic effects need to be resolved prior to 
assembling a final prototype low-noise PCB. To implement a desirable cost effective 
system, only competitively priced parts with high-performance properties should be 
selected. A further restriction on the IC dimensions and package types could ensure 
that a designed prototype system with soldered parts is easily reproduced. A 
compatible low-cost DSP device needs to be selected that should add software support 
to any implemented instrumentation. On a suitable processing platform, programmes 
for analysing a range o f signal properties could be developed.
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3.1 Amplifier Standards
3.2 Front-End Precision Devices and Simulations
3.3 High-Speed Circuit Modelling
Analogue
Amplifier
Designs
3.4 Composite Amplifier Designs
3.4.1 Two-Stage Typical Composite System
3.4.2 Three-Stage Complex Composite Design
3.4.3 Stray-Capacitance Compensation
3.4.4 Inverting Composite Models
3.4.5 Gain Selection Systems
3.5 Summary
In any data acquisition system a sensor’s output signal needs to be measured, 
recorded, manipulated mathematically or simply observed. These operations could 
possibly be performed in either the analogue or the digital domain. Typically, the 
more complex operations are accomplished in the digital domain where operations 
can be programmed and reprogrammed to perform a variety o f functions without 
modifying the hardware. There are situations however where using analogue 
techniques are simpler, more economical and most importantly more appropriate 
[3-1]. For example, the process of signal amplification is generally associated with 
the analogue domain and is accomplished using analogue circuitry.
Amplifiers are essential in order to amplify low-level signals (e.g. ultrasonic, 
magnetic and RF signals) to a level that enables them to be further processed. The 
preconditioning devices and circuitry required to amplify, or for that matter attenuate, 
a sensor’s output voltage range in order to complement an ADC’s typical input range 
are discussed in detail. The operational amplifier (op-amp) is an essential component 
in many analogue preconditioning designs that form a front-end sensor interface o f a 
corresponding data acquisition system.
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3.1 Amplifier Standards
Op-amp circuits are used to amplify low-level output signals that are inherently 
available from sensor or transducer elements. Low, medium and high output voltage 
sensor ranges are displayed in Table 3.1. The op-amp is a versatile sub-system that 
can be used in various configurations. The circuit diagrams given within this chapter 
reflect this fact. A multitude of semiconductor fabrication methods, from bipolar to 
FET technologies, has resulted in distinct categories of op-amps being manufactured. 
Precision and high-speed op-amps are two separate and contrasting amplifier classes 
that are designed specifically to handle their corresponding application type. To 
facilitate a broad application base, a method of combining the two technologies is 
necessary.
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Table 3.1: Sensor output voltage ranges
A composite amplifier is a design option that provides a means o f connecting two or 
more op-amps with contrasting specifications. This option allows for a precision 
voltage feedback amplifier (VFA) device with low-offset and low-noise properties to 
be combined with a high-speed current feedback amplifier (CFA) with a wide 
bandwidth to form an amplifier system with optimised dc and ac characteristics. The 
composite amplifier, o f Figure 3.1, offers important performance advantages. The 
CFA operates within the feedback loop of the VFA, thus its generally poorer input dc 
and noise characteristics become insignificant when referred to the input o f the 
composite device. Moreover, if  most o f the signal swing is provided by the CFA, the
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slew-rate requirements o f the VFA are significantly relaxed, thus ensuring high 
bandwidth capabilities for the composite configuration [3-2],
R2 Rft>2
Figure 3.1: VFA-CFA composite amplifier in non-inverting mode
High-performance standards need to be reached by the front-end composite module 
before the amplifier can be classified as a high-performance device. Specific 
parameters include:
wide operating frequency range from dc to 30MHz (high frequency band limit) 
high to low gain/attenuation level (defined in Table 3.2) flexibility 
overall amplifier input offset voltage (Vos) o f < ±0. lmV 
- typical input bias current (Ib) o f < ±2pA
negligible drift in set gain level over a temperature gradient o f 0-40°C
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Table 3.2: Amplifier system gain/attenuation ranges
2 1
An amplifier module that maintains these parameters can service a wide spectrum of 
transducers from low-speed thermoelectric to high frequency electromagnetic devices, 
without signal distortion. A short list o f suitable op-amps can be obtained from 
manufacturers' selection guides and data sheets. Selection guides list devices and their 
specifications in tabular form thus allowing comparisons to be made quickly and 
easily. Oread’s Capture and PSpice simulation software packages are recommended 
for rapid testing o f the ac and dc specifications and to confirm that the required high- 
performance criteria is attainable with the implementation of the selected devices.
3.2 Front-End Precision Devices and Simulations
When amplifying small signals, as is the case for a wide range of sensors, Vos and Ib 
are o f great importance. From the precision op-amp properties listed in Table 3.3, 
these two features are relatively low which minimises any resulting input errors. 
Therefore, the initial investigation into finding suitable candidates for the task o f a 
front-end precision interfacing circuit, for a range o f sensors, has determined three 
possibilities. A more detailed analysis process must also be carried out to determine 
which op-amp will satisfy our specific application requirements.
D«vlca
Nama
OPA637
Slaw
<3BW Typ Rata Typ 
(M Hr) (V/uO
BO -135
VOS (23 
dag C) 
Max
(mV)
0.1
V n  at Approx. 
1kHz Num bar 1KU 
IB M ax Typ  o f Prtoa 
(pA) (nV/rtHz)Ch«nng>* (US*)
1 6 .2  pL ¡9.63
V s  Min
(V)
9
V* Max
(V)
36
IQ par 
channal 
M ax Av*l[abln 
(m A) Ch*nn»l* Shutdown
7.5 »  So
Offset 
Drift Typ  
(uV/C)
0.4
CMRR  
Mln (dB)
106
Slngla
Supply
Mo
( a )
Daulea
Nama
OPA621
BW 0  
Ad  
(MHe )
300
Slav
Rata
(V/u.)
500
Vo* Max 
(m V)
0.5
Vn at Approx. 
Platband Num bar 1KU 
Ib M ax Typ  o f  Prica 
(uA) (nV/rtMt) C h ann alr (US*)
25 :2.3 [ l  6.95
Supply
Voltaga
* - 3 ( V )
Yes
!|s00 >
A d , mln 
stable  
gain
(V M
2
Settling
Tim a
(0 ,1 * )  lo  Typ 
Typ (ns) (mA)
23 100
THD  
(Fc-1  
M H O  
Typ (dB)
-80
Dtff Gain 
(» >  
J.05
Dlff
Phasa
(d«g)
0.05
OPA656 300 290 0.6 ij.0000057 1 5,85 re s Y .s t 16 70 -74 0.02 0.05
< b)
Table 3.3: (a) General precision and (b) widc-band precision op-amp parametric
selection guides from Texas Instruments
The OPA637 op-amp has the lowest maximum Vos and Ib o f the listed devices. For 
both of these features, a factor o f at least five exists between this op-amp and the 
other two devices o f Table 3.3. This difference is a considerable margin. The OPA637 
op-amp provides a high-performance level even with respect to other precision FET
I
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op-amps. This is an ideal candidate for systems with the single concern o f precision. 
On the other hand, its gain-bandwidth product o f 80MHz and slew rate o f 135V/us are 
relatively limited properties when compared to the alternative devices listed and may
be a problem for wide-band, high-speed applications.
The OPA656 op-amp shows a broader range o f specifications necessary for both 
precision and high-speed analogue circuitry. In particular it combines a very wide 
500MHz unity-gain bandwidth with a FET-input stage to offer ultra-high dynamic- 
range capability for ADC buffering applications. Exceptionally low dc errors are 
retained to give good precision with respect to the more general-purpose op-amp 
devices. Therefore, this device could successfully implement an amplifier for a larger 
range of sensor signals that include high frequencies, without the output signal being 
attenuated or distorted.
The OPA621 features the same bandwidth as the OPA656 yet with an improved slew 
rate o f 500V/j.is. This rate permits even faster settling times that are suitable for high­
speed applications. Unfortunately, this device’s Ib appears to be considerably 
compromised. This trade-off o f precision for greater speed restricts its operational 
range for pre-amplifying sensor type signals.
Each device in Table 3.3 has a number o f individual merits, from extremely low dc 
errors o f precision to wide bandwidths and exceptional high-speed processing. 
Simulation software was used to attempt to determine the most suitable VFA for 
implementation within a composite design. The gain and phase properties were 
observed from simulated frequency response plots, while time-domain offset errors 
were illustrated for each device.
Figure 3.2 displays the basic single-stage OPA656 in non-inverting form used to 
analyse its transfer function. This schematic forms a template, which is duplicated for 
the other two devices examined, as their spectrum and phase responses are 
simultaneously analysed. Figures 3.3(a) and (b) show the ac analysis results for all 
three op-amps with the same voltage gain o f 2V/V being displayed in both voltage 
absolute magnitude and decibel (dB) forms respectively. Figures 3.4(a) and (b) give 
similar plots for a greater voltage gain o f 10V/V, while Figure 3.4(c) illustrates the
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op-amps corresponding time domain signal response for the gain o f 10V/V. This 
simulation series is completed by the phase response plots for all three precision op- 
amps given in Figure 3.5.
In Figure 3.2 a practical implementation factor (not necessary of PSpice simulations) 
is included, specifically, supply to ground terminal bypassing capacitors are used. 
When physically implemented supply bypassing is extremely critical and must always 
be used, especially when driving high current loads. Both power-supply leads (Vpsi 
and VpS2) are bypassed to ground. The 1 jiF electrolytic capacitors and the op-amp’s 
data sheet recommended parallel 0.1 |jF capacitors are added, at each supply pin. 
Hence, stray signal coupling from the power supplies to the inputs will be minimised 
when physically implemented.
To retain a controlled frequency response for the non-inverting voltage amplifier, the 
manufacturer’s recommendation is that the parallel combination o f Rv||Rfbi should 
always be <200Q. To achieve a relatively low closed-loop gain of 2V/V, both Ri and 
Rfbi resistor values are set to 100Q. The external resistor-gain relationship is 
obviously:
v
-  out R x  +  R ibx
U a U 1  ideal -  y
in R*
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For a multiple stage composite system, the subscripted x ’s in Equation 3.1 relate to a 
specific gain stage. In this single-stage op-amp situation, each x is simply replaced by 
a 1. The sensor input is represented by an ac voltage source (Vm) with an appropriate 
small signal magnitude o f lmV. The source frequency is varied to produce the 
responses given in the following simulation graph. The logarithmic frequency scale is 
sub-divided to allow for more accurate analysis.
OPA656 
□ OPA637 
v OPA621
Frequency
Figure 3.3(a): AC analysis frequency responses of the OPA656, OPA637 and 
OPA621 op-amps in non-inverting mode with expected gains of 
2V/V. Simulations performed simultaneously with Oread’s 
PSpice software
Figure 3.3(a) exhibits the frequency responses for all three single stage op-amps with 
an expected closed-loop dc gain of 2V/V. The OPA656’s response remains constant 
well above 30MIIz and rolls-off gradually. The OPA637 and OPA621 amplifiers both 
exhibit peaking response characteristics, with the OPA637’s peaking occurring at a 
lower frequency and with a greater magnitude then the OPA621’s response. Hence, 
the OPA656 is established as the only one o f the analysed precision amplifiers that 
appears to function properly through and beyond the high frequency band while 
maintaining a constant flat gain o f 2V/V.
Figure 3.3(b) complements the voltage gain results in the alternative and more 
practical decibel format. To study significant gain changes and cut-off frequencies 
(-3dB point), this logarithmic scale becomes increasingly useful. This simulation also
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displays the op-amps roll-off slopes as a function o f frequency. The graph clearly 
shows a 40dB/dec slope for all three op-amps examined.
Figure 3.3(b): Bode frequency responses of the OPA656, OPA637 and OPA621 
op-amps in non-inverting mode with expected gains of 2V7V 
(approximately equal to 6dB)
Figure 3.4(a): AC analysis frequency responses of the OPA656, OPA637 and 
OPA621 op-amps in non-inverting mode with expected gains of
10V/V
To analyse the effects o f a higher voltage gain o f 10V/V on the precision op-amps, 
Rfbi was adjusted to 900Q. Both voltage and dB gain plots were then re-simulated. 
These results can be seen in Figures 3.4(a) and (b) respectively. The plots demonstrate
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that at a dc voltage gain o f 10V/V, flat responses occur for all of the analysed op- 
amps. However as the gain is increased the bandwidth of each response is reduced by 
a similar factor with respect to the 2V/V gain results. As expected the gain-bandwidth 
product is maintained.
Figure 3.4(b): Bode frequency responses of the OPA656, OPA637 and OPA621 
op-amps in non-inverting mode with expected gains of 10V/V 
(20dB)
The op-amp’s respective frequency response ranges are more easily viewed from 
Figure 3.4(b), as the decibel scale is applied. The most noticeable outcome drawn 
from this graph is regarding the OPA637’s inability to reach the required cut-off 
frequency set at the high frequency band limit. This result puts a serious doubt on this 
device’s suitability as a possible inclusion within the developing preconditioning 
module.
Figure 3.4(c) demonstrates the OPA656 and OPA637 device’s minor to negligible dc 
errors for the respective op-amps, as a passband 1MHz frequency low-level lmV 
input signal is applied. However with the identical non-inverting arrangement, the 
OPA621 op-amp manages to output an amplified signal with an offset o f +4mV. This 
offset value is too significant for the OPA621 device to be implemented within a 
high-performance preconditioning module. Therefore, the module’s suitable front-end 
candidates are reduced to two; the OPA637 and OPA656, with the OPA656 op-amp 
appearing the most consistent device with respect to precision and speed.
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Figure 3.4(c): Signal analysis of the OPA656, OPA637 and OPA621 op-amps in 
non-inverting mode with expected gains of 10V/V for an input 
signal frequency of 1MHz
The actual implemented composite circuit will require one o f these two precision op- 
amps as the front-end interface device. The expected gain that this front-end device 
will operate over will be 2 - 10 V/V (6 - 20 dB). This should explain the op-amp’s 
selected gain values. Hence, the simulated results o f Figures 3.3 and 3.4 are o f critical
importance to the entire system.
Figure 3.5: AC analysis phase responses of the OPA656, OPA637 and OPA621 
op-amps in non-inverting mode
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The phase response graph o f  Figure 3.5 shows the phase shifting effects for the op- 
amp trio at high frequencies. This error has a bearing on the stability o f the circuits, 
especially if additional amplifier stages are attached. The OPA637’s phase plot shows 
the least desirable response o f the three analysed op-amps. Hence, a significant phase 
shift would result when any low-level input signal with a frequency at or above 
10MHz is applied to the OPA637 op-amp. The other two op-amps have negligible 
phase error within the considered high frequency signal range and are therefore 
concluded to be more suited to high frequency phase based applications. It is also 
worth noting that the OPA637’s and OPA621’s phase error tails off to -180° as the 
frequency sweeps into the GHz range. These phase plots complete the precision op- 
amp simulations.
The main conclusions drawn from the simulations is that despite the OPA637 VFA’s 
excellent precision capabilities, its frequency and phase properties fall short o f the 
required standard set for a high-performance preconditioning system. The OPA621 
also fails to reach what is required with respect to its precision properties. Therefore, 
the OPA656 op-amp was selected as the most suitable candidate o f the three analysed 
devices to be implemented as the front-end component o f the system.
3.3 High-Speed Circuit Modelling
The analogue preconditioned design must cater for high accuracy dc signal levels 
while simultaneously having the capability to measure dissimilar ac signals with 
elevated rates of change (slew rate). In creating such a system both ends o f the wave- 
type spectrum, slow dc high-precision and fast ac-dynamic signals should all be 
successfully amplified and filtered without distortion. The previous section o f this 
chapter presented three VFA devices manufactured by the Texas Instruments 
corporation. The OPA656 device was found to be the most suitable candidate, capable 
o f managing the front-end precision aspect o f this module. Selecting a suitable device 
that is capable o f achieving the high-speed characteristics o f a preconditioning system 
was also considered.
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CLC414
Quad.Low Power Monolithic Op 
Amp
4 107 57 1000 14 6 10000 Current
16nS
to
0.1%
C U M  15 Quad,Wideband Monolithic Op 
Amp
4 260 101 1500 14 5 25000 Current
12nS
to
0.1%
CLC420
High Speed,Voltage Feedback 
Op Amp 1
300 10 1100 14 2 20000 Voltage
12nS
to
0.1%
CLC475
Ultra Low Noise Wideband Op 
Amp
i - 420 350 14 0,80 40000 Voltage
22nS
to
0.2%
CLC428
Dual Wideband, Low 
Noise,Voltage Feedback Op Amp
2 160 16 500 14 2 65000 Voltage
16nS
to
0.1%
CL (M ao General Purpose 100MHz Op Amp 
with Disable
1 100 55 2000 33 7.50 20000 Current
35nS
to
0.05%
CLG431
Dual Wideband Monolithic Op 
Amp with Disable
2 92 60 2000 33 6 16000 Current
70nS
to
0.05%
CLC492
Dual Wideband Monolithic Op 
Amp with Disable
2 92 60 2000 33 6 16000 Current
70nS
to
0.05%
CLC449
1.1GHz Ultra Wideband 
Monolithic Op Amp 1
1200 150 2500 12 7 60000 Current
6nS to 
0.1%
CLC4S2
Single Supply, Low Power,High 
Output,Current Feedback 
Amplifier
1 190 105 540 14 6 31000 Current
25nS
to
0.05%
Table 3.4: High-speed op-amp parametric selection guide from National
Semiconductors
Table 3.4 describes some o f the many high-speed CFA and VFA op-amps developed 
by the National Semiconductor organisation in tabular form. At this point it is worth 
noting that other op-amp selection guides like those in Tables 3.3 and 3.4 are also 
available for viewing from Analog Devices and Elantec documents and websites. The 
illustrated tables were chosen for their particular relevance to the signal conditioning 
module being investigated. Within Table 3.4, the primary categories o f interest 
include the devices' bandwidth and slew rate. Additional features o f interest within 
this selection guide are the stated Vos, Ib and the bandwidths achieved for unity and 
10V/V closed-loop gains.
The CLC449 ultra wide-band monolithic op-amp has the most suitable properties o f 
all the listed devices for high-speed applications. It has the highest specified slew rate 
with a value o f 2500V/|us. The device’s bandwidth is exceptionally wide with a 
typical -3dB  cut-off frequency o f 1.2GHz at unity gain. This wide-band op-amp 
supports rise and fall times o f less than Ins and has a stated settling time of 6 ns (to 
0.1%). Performance advantages were achieved through improvements in National 
Semiconductor’s proven current feedback topology combined with a high-speed 
complementary bipolar process. In applications using high-speed flash ADCs and
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DACs, the CLC449 provides more than the necessary bandwidth (1.1 GHz at a gain of
+2V/V).
As in the case o f the precision investigations, a number o f possible candidates are 
initially listed for the active high-speed filter and signal conditioning functions. The 
CLC449 is seen to exhibit the best overall and unrivalled dynamic features o f the 
listed devices. Therefore, the CLC449 op-amp was the only high-speed type device 
selected to be modelled in PSpice software for more detailed analysis. This virtual 
analysis process was necessary to confirm the device’s gain-bandwidth and phase 
response properties.
Before discussing the modelling and simulating investigations, some of the main 
drawbacks o f CFA are noted. Compared to the precision VFAs o f Table 3.3, CFAs 
generally suffer from poorer Vos and Ib characteristics. Moreover, having much wider 
bandwidths, typically in the high frequency band, they tend to be noisier.
PARAMETERS: 
R1_val -  200
Figure 3.6: CLC449 ultra wide-band high-speed op-amp schematic diagram in 
non-inverting mode
Figure 3.6 displays the single-stage CLC449 op-amp in non-inverting mode. Apart 
from the resistor values used, this configuration is identical to the one given for the 
precision op-amps (Figure 3.2). Each model design was created to produce their
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respective ac graphical analysis results. The CLC449 and OPA656 devices employ 
the same ±5V dc power levels. This permits both devices, implemented on a single 
circuit board, to be powered by the same supply lines.
The Ri resistor value in Figure 3.6 is defined in PSpice as a global parameter 
{Ri val} with an initial value o f 200Q. With a global parameter defined, an increased 
number o f simulation options are possible. The simulation results for a list o f distinct 
resistor values, given in the simulation settings dialogue box, can be displayed 
simultaneously as each response is superimposed on the same plot. This type of 
approach to modelling systems allows different gain and bandwidth information to be 
analysed as critical circuit values are adjusted.
R i = 2000, Av= 2 Y/V
o R i = 20n, A,= 11Y/V
^ R , = 10Q, A*= 21 V/V
Frequency
Figure 3.7(a): AC analysis frequency responses of the CLC449 op-amp in non­
inverting mode with a range of gains
The normal magnitude and decibel scaled frequency response plots o f the CLC449 
op-amp are shown in Figures 3.7(a) and (b) respectively. The parameter option is 
called upon to simultaneously produce a number o f different frequency and phase 
plots. For this example, the Ri resistor was assigned the values: 200, 20 and 10Q. The 
resulting closed-loop dc gains simulated were 2, 11 and 21V/V respectively. These 
values were chosen for a variety o f reasons. The resulting 2V/V dc gain level allowed 
a direct comparison with the VFA results o f Figure 3.3(a) and (b) to be attained. The 
response plot from the set gain of 11V/V is close enough to the specified 1OV/V gain
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given in the corresponding selection guide and the gam level results from Figures 
3.3(a) and (b) for an approximate comparison to be made. These graphs also indicate 
the level o f gain at which this CFA starts to attenuate high frequency (3-30MHz) 
signals. As expected the CFAs bandwidth exceeds the VFAs ranges. The simulated 
gain-bandwidths were found to closely match their specified values in the selection 
guide and the data sheets.
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Figure 3.7(b): Bode frequency responses of the CLC449 op-amp in non-inverting 
mode with a range of gains
Figure 3.8: AC analysis phase responses of the CLC449 op-amp in non-inverting 
mode
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Figure 3.8 displays the phase response plots o f the CLC449 op-amp for a range of 
gains. These plots clearly show that input signals with frequency components in or 
beyond the high frequency band experience a greater phase shift as the gain level is 
increased.
All CFAs exploit a current topology that emphasises current-mode operation. This 
current-mode is inherently much faster than voltage-mode operation because it is less 
prone to the effects o f stray node-capacitance. CFAs are fabricated using high-speed 
complementary bipolar processes that allows CFAs to be potentially orders of 
magnitude faster than VFAs. The modelling results confirmed that the CLC449 wide­
band op-amp to be a suitable candidate for high-speed applications and the CLC449 
was therefore chosen for the composite system design.
3.4 Composite Amplifier Designs
A composite amplifier system combines two or more op-amps to achieve improved 
overall performance characteristics [3-2], The specific composite designs documented 
in this section connect precision VFAs, in cascade form, with high-speed CFAs. The 
idea o f this composite system is to incorporate the best qualities from each constituent 
device with a minimum amount o f trade-off.
3.4.1 Two-Stage Typical Composite System
The composite amplifier’s output voltage range was designed to match a standard 
ADC input voltage range of ±0.5V. With the amplifier’s output range fixed, specific 
gain/attcnuation levels required to accommodate a range o f low to medium sensor 
output signals were considered. The actual gain/attenuation levels used were 500, 50, 
5 and 0.5V/V. A two-stage composite amplifier is displayed in Figure 3.9, with an 
overall gain level o f 5V/V. Both op-amps are in non-inverting mode and the overall or 
individual gains provided by each op-amp are found using Equation 3.1’s external 
resistor value relationship. The distributed gain ratio is 2.5:2 as the front-end precision
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op-amp handles more o f the overall gain. The VFA could have provided all the gain, 
CFA acting as a unity gain buffer, without any adverse effect on the system.
diagram in non-inverting mode with a gain of 5V/V
To ensure that both VFA inputs see the same dc driving impedance and to minimise 
bias current errors, Rp was chosen as the parallel combination of Ri and RfM
according to the equation:
R  _  R i * R fbi
p R, + R fbl
(3.2)
Signal and frequency response simulations found this composite circuit to be capable 
o f amplifying signals beyond the high frequency range (>30MHz) without any 
noticeable distortion being introduced. Alternative gains are achieved simply by 
adjusting the composite amplifier’s external resistor values. This typical composite 
amplifier forms a useful template design for achieving a range o f gains that suit 
various applications. It was discovered that the selected op-amp arrangement of 
Figure 3.9 is ideally suited for medium voltage range applications. Such a circuit,
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when simulated, yields high precision signals that can be amplified to an upper 
bandwidth limit o f 300MHz.
3.4.2 Three-Stage Complex Composite Design
The lower gain limit o f the non-inverting composite amplifier is restricted to unity, 
while the upper gain range is more flexible. When amplifying high frequency signals 
by a factor o f 50V/V or greater, the three-stage composite version was found to 
produce an improved frequency response without distortion compared with the typical 
composite design. To exceed the initial composite amplifier’s upper gain limit and 
corresponding bandwidth a three-stage composite amplifier system was designed 
(Figure 3.10). A third-stage CFA was added, in series, to increase the total gain o f the 
system. With reference to the op-amps' respective data sheets, relatively low external 
resistor values were chosen that served to minimise instability in the composite 
amplifier.
inverting mode with a gain of 50V/V
With reference to the resistor values in Figure 3.10, the two CFA local loop gains are 
clearly 2.25V/V. For an overall gain of 50V/V the VFA must provide a gain of 
approximately 9.9V/V. The combined circuitry shown in Figure 3.10 was found to
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work extremely well. A bandwidth in excess o f 60MHz was reached when this
circuit’s frequency response was simulated.
The drawback of introducing an additional op-amp into the composite system is that 
the op-amp comes with an inherent phase shift. Figure 3.11 accordingly analyses the 
intermediate and total phase response o f the system. The plots show a phase shift 
introduced by each stage. The amount of phase shift needs to be considered for 
applications that require minimum phase. For general sensor applications, however, 
the phase shift is not significant enough to cause instability or noticeable distortion 
throughout the unattenuated frequency range.
F igu re  3.11: A C analysis phase responses o f the  com plex com posite am plifier, 
m easured  a t each op-am p o u tp u t stage
High-frequency, low-voltage (refer to Table 3.1) signals can also be amplified with 
the same level o f performance by the three-stage composite design. The 
corresponding set o f resistor values, required to achieve a gain of 500V/V, are listed 
in Table 3.5 in the summary section.
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3.4.3 Strav-Capacitance Compensation
Stray input capacitance compensation was considered in attempting to extend the 
composite amplifiers bandwidth. All practical op-amps exhibit stray input capacitance 
in the order of a few pF typically. The primary capacitance sources include: the 
differential capacitance (Cd) at the input pins, the common-mode capacitance (Cc/2) of 
each input to ground and the external parasitic capacitance (Cext) o f components, 
leads, sockets and printed circuit traces associated with the inverting input node [3-3]. 
These various stray input capacitances, shown in Figure 3.12, can cause a phase lag in 
the amplifier system. A common way o f counteracting this lag is by using a feedback 
capacitor (Cm ) also shown in Figure 3.12, to create an opposing phase lead. The 
inclusion o f a capacitor shunting the feedback resistor can favourably alter the 
bandwidth o f the amplifier.
r3
0,D3pF
F igure  3.12: T h ree  stage p recond ition ing  com posite am plifier schem atic 
d iag ram  in  non -inverting  m ode w ith  a  gain  o f 500V/V illu stra ting  
s tray  in p u t an d  feedback  com pensation capacitance
From Figure 3.12, the portion C\ = CJ2  + Cext is in parallel with Ri, so the original 
gain Equation 3.1 must be modified to include all impedance sources. The ideal gain 
is therefore:
Gainldea, =
z,
(3.3)
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with Zi = R] || (l/j27ifCi) and Z2  = Rfbi || (l/j27ifCfbi), and the resulting value of Cn,i to 
make the ideal gain frequency-independent is:
R
(3.4)
f b l
With typical values o f Cc and Cext at 1 OpF and 8 pF respectively and taking the resistor 
values given in Figure 3.12, Cfbi is calculated to be approximately 0.03pF. This 
capacitor value is not realisable in practice but can be simulated to illustrate the 
compensating bandwidth effects.
Figure 3.13: A C analysis frequency  responses of the  th ree-stage non-inverting  
com posite am plifier w ith  con trasting  gain ra tio  d is tribu tions fo r an 
overall gain  o f 500V/V
Without a small Cfbi inserted into the circuit, as shown in Figure 3.12, a potentially 
unstable system results. When high frequency signals are applied, the presence of 
peaking in the uncompensated system’s frequency response is manifested as ringing 
in the time domain. The uncompensated, third-order, under-damped system becomes 
unstable as the inherent phase shift o f each op-amp combines with the input phase lag, 
caused by the stray capacitance, to produce a phase margin o f zero. Figure 3.13 
indicates that the stability of the system depends on how the gain is distributed across 
each op-amp. The system suffers most significantly when the backend CFAs are 
relied upon to handle the majority o f the system’s gain. The stabilising effect of Cfbi is
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also shown in Figure 3.13 (refer to the blue line), which counteracts the stray 
capacitance, increases the phase margin and widens the system’s bandwidth. Thus 
Figure 3.13 illustrates and compares the effects between a compensated and 
uncompensated system and when the overall gain is distributed more heavily across 
the front and back ends respectively.
3.4.4 In v ertin g  C om posite M odels
The non-inverting composite designs are particularly suited to amplifying analogue 
signals from high impedance sources. However, without the use o f a potential divider, 
a non-inverting amplifier’s lower gain/attenuation limit is unity. To handle a wider 
range of signals the inverting composite arrangement, with simplified external resistor 
gain relationship and unrestricted amplification/attenuation range was considered.
F igure  3.14: Tw o-stage an d  th ree-stage com posite am p lifie r schem atic d iag ram s 
in  inv e rtin g  m odes, (a) gain set to -5V /V  (b) gain  set to -50V /V
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Figure 3.14 displays the two inverting composite amplifier designs that can 
collectively produce negative gain ranges from -0.5V/V to -500V/V. The circuit 
diagram of Figure 3.14(a) was developed for use as a -0.5V/V and -5V/V gain 
system. The three-stage complex composite arrangement of Figure 3.14(b) was 
designed specifically for gains o f -50V/V and -500V/V. Switching between one gain 
option and another requires resistor selection. The specific resistor values given in 
Figures 3.14(a) and (b) respectively produce gains o f-5V /V  and —50V/V.
Anti-parallel diodes were inserted across the amplifier’s inverting input pin and 
ground. In the event that excessive voltage on the input pin is applied, this diode 
clamping technique protects the input stage from permanent damage. However, the 
capacitance value of the diodes can affect an amplifier’s frequency response. PSpice 
simulations indicated that a diode capacitance of a few pFs, or lower, caused a 
negligible effect on the systems frequency response. Therefore, diodes with low 
capacitance values (pF range) and high switching speeds were chosen. For these 
reasons Schottky barrier diodes are an ideal choice. For example the 5082-28xx Series 
Schottky diodes with a total capacitance as low as lpF, or the HSMP-386x Series 
surface mount diodes, with an even lower related capacitance o f 0.2pF, are both 
suitable as voltage limiting devices. Both o f these low capacitance high frequency 
Schottky barrier diodes are available from Agilent Technologies.
Figure 3.15: A C analysis frequency  responses o f the  tw o-stage and  the  th ree- 
stage inverting  com posite am plifiers
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Figure 3.15, simultaneously, shows the four gain (-0.5, -5 , -50  and -500V/V) versus 
frequency plots. Each spectrum response o f the inverting amplifier displayed similar 
bandwidths when compared to their corresponding non-inverting amplifier plots. 
Where possible the same set of resistor values for the non-inverting and inverting 
amplifier options were used. By retaining the same resistor values for a given gain 
level, only a minimum amount of modification is needed to switch between the two 
alternative input options. This arrangement, where there is an alternative input option 
for a sensor’s output, widens the range o f possible applications and improves the 
generic ability of the overall system.
3.4.5 G ain  Selection System s
An efficient and cost-effective method o f adjusting the composite amplifier’s gain 
range was investigated. A suitable variable gain arrangement can control both the 
individual op-amp’s and overall amplifier’s gain range. Digital potentiometers, 
analogue switches and relays were initially considered as possible gain selection 
devices suitable for the composite amplifier system.
The features o f the digitally controlled potentiometers fit the range of resistance 
values to function as a variable resistor. The Analog Devices AD8403 has four 
variable resistors per package, each with a nominal (maximum) resistance o f lkQ  and 
256 wiper positions. Other useful features, like linear taper and non-volatile wiper 
memory, are available from the Dallas Semiconductor Corporation.
Unfortunately, these components have inherent limitations that precludes their use in 
this context. In particular the devices resistance temperature coefficient (RTC) and 
wiper resistance (Rw) were the main sources o f error. For instance, if  a typical RTC is 
stated at 500ppm/°C, a significant change in the device’s resistance will result. With 
an operational range in temperature (AT) o f 40°C, the resistance temperature 
coefficient will be equivalent to a 2% change in resistance. The effect o f this change 
on a feedback resistor causes an unacceptable gain error o f approximately ± 2 % for all 
the gain levels considered.
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Rw was also found to be around the same level o f magnitude of some o f the local 
feedback resistor values, o f 50-200Q. Hence the minimum achievable resistance is not 
zero but is determined by Rw- This situation is generally more suited for higher 
resistive applications in the M i2 scale range.
Like the digital potentiometers, analogue switches have their limitations that prevent 
them from being used as part o f the composite amplifier’s gain control system. The 
analogue switche's on-resistance (Ron) varies from one device to another with typical 
values being 5-500Q which is unacceptable in a precision amplifier system.
The digital potentiometers and analogue switches are both suited for high resistive 
arrangements in the MQ range whereby any internal resistance errors have a 
negligible effect on the overall impedance. A more accurate source o f gain control is 
required, since the majority o f the external resistor values used in conjunction with the 
op-amps of the composite system are of relatively low magnitudes. Matched and/or 
dummy circuit techniques could be used in the feedback path o f the amplifier to 
compensate for the undesirable resistance properties associated with the digital 
potentiometers and analogue switches, however only with added expense and limited 
effect.
Mercury-wetted and dry reed relays, available from Pickering Company, were 
considered because o f their suitability for wide bandwidth applications and any other 
application where exceptionally low levels o f inter-terminal capacitance are required. 
The Omron Corporation produces other compact electromechanical PCB miniature 
relays, of interest. The most common maximum contact resistance stated for the 
Omron PCB relays is 50mQ. This compares to 15()mQ for the dry and 75mQ for the 
mercury-wetted reed relays o f the Pickering series. These values are considerable low 
with respect to the analogue switch resistance and the Rw of the digital 
potentiometers. They have a negligible effect on an amplifier’s set gain.
The most useful multi-pole relay contact forms include SPDT (single-pole, double­
throw), DPDT, TPDT and 4PDT. However, the 103 Pickering series, low capacitance 
SIL reed relays appear to be the only relay type that has exceptionally low levels of
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inter-terminal capacitance, which has a negligible effect on the amplifier’s external 
impcdance. This series o f relays has an open switch associated capacitance that is 
« l p F .  As expected, these levels are considerably less than the rating capacitance 
values of the general-purpose multi-pole relays. At present, this low capacitance relay 
series is only available in one switching form (1 Form A), also referred to as a SPST. 
This same switching form is available in a number o f different configurations, with 
guard and magnetic co-axial screens being o f particular interest for the composite 
amplifier design.
In high-density applications, as in the composite arrangement, when more than one 
relay may be operating at any time, it is necessary to use a relay that includes internal 
mu-metal magnetic screening. Without this magnetic screening, the operational and 
release voltages o f the relays will be altered by the extraneous fields from adjacent 
devices. This means that when temperature effects are also considered, it may not be 
possible to operate a relay at its nominal coil voltage. A magnetic screen is therefore 
important when relays are used in this way [3-4J.
Two switching types are also available in this series o f relays. A sputtered ruthenium 
type device is particularly good for switching low currents and/or voltages and is 
therefore the recommended type for the composite amplifier system. Since these 
suitable low capacitance reed relays are only available in the simplest SPST form, the 
multi-pole option is not currently viable. If  however this situation changes and multi­
pole (SPDT and/or DPDT) low capacitance relays are produced in the future, the relay 
arrangement required to control the gain o f the composite amplifier could appear 
similar to the circuit diagram of Figure 3.16.
This circuit diagram also contains the least number o f op-amps necessary to 
successfully perform all four gain ranges within a single, stand-alone, composite 
amplifier design. For clarity, the clamping diodes are not shown in Figure 3.16. The 
four SPDT and two DPDT multi-pole relays act as internal “multiplexers / 
demultiplexers” along the feedback path and at the intermediate op-amp stages. They 
distribute and transmit signals along different paths with differing impedance 
properties in an effort to produce the gain required. Due to the physical properties of
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these relays a period o f transients (ringing) should be expected (typically in the ps 
range) while each switch closes / opens.
m ulti-pole relay , gain selection system
To reduce the number o f system components, some o f the op-amps' external resistors 
(Ri, Rp, Rfb2  and R 3) are fixed and are not controlled by any relay. This reduction 
causes their matched impedance components to be adjusted from their previously 
specified values. For example, R2 in Figure 3.14(b) for the -50V/V gain system is 
stated at 3000  when Ra,2  is equal to 3750. Here Rtb2  is restricted to 270Q, therefore 
R2 must be adjusted accordingly to 2160  to ensure the appropriate gain o f 2.25 V/V is 
maintained.
Similarly R3 and Rfb3 in Figure 3.16 relate to the R2 and Rfb2 respective values in 
Figure 3.14(a) for the two-stage amplifier only. This is a consequence o f the middle
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op-amp (U2 -CLC4 4 9 ) being bypassed by the SPDT relay labelled Y2 , which therefore 
permits the lower system gains (-0.5 and —5V/V) to operate. The majority of the 
external resistors and capacitors components have been labelled with the bracketed 
letters a, b, c or d. In increasing order, these letters relate to the selected components 
of a specific gain range: (a) refers to a gain o f -0.5V/V, (b) to -5V/V, (c) to -50V/V 
and (d) to -500V/V.
When a low state is applied to the normally closed (NC) Y 1-Y4  relays and with Y5 and 
Y6 having no bearing on the results (don’t care, X state), the system functions as a 
-0.5V/V gain (attenuation) amplifier. The control key in Figure 3.16 shows how the 
other gain ranges are selected via the relays, where the normally open contact is 
closed when 5 V (high state) is applied to the coil o f the relay. It is recommended that 
the respective excitation voltages are wired together for the relays labelled Y 1-Y3 . 
They are always set to the same state according to the control key. This also applies to 
Y5 and Yg to prevent any signal conflicts.
The circuit diagram o f Figure 3.16 was successfully modelled and simulated 
producing high frequency bandwidth results, when the multi-pole relay’s capacitance 
properties were omitted. Successful physical operation o f this design is entirely 
dependent on (currently unavailable) low-capacitance multi-pole relays being 
manufactured. A more realistic gain selection system, which includes readily 
available relays, is illustrated in Figure 3.17. The single-pole 103 Pickering series low 
capacitance relays are shown as single switches in Figures 3.17, 3.18 and 3.19. These 
designs demonstrate the most cost-effective high-performance gain selection options 
available for the composite amplifiers.
Figure 3.17 shows a useful relay gain selection system with only one-input and one- 
output line. The limited switching capability o f the single-pole relays requires twice 
as many relays to maintain the systems gain options, with respect to the multi-pole 
version given in Figure 3.16. Figure 3.17’s control key lists all twelve relays and their 
switching states necessary to amplify an input signal by the selected gain. Logic 
devices can then be included to avoid any undesirable situation where complementary 
relay states are in conflicting modes of operation. This compact design employs three 
op-amps and twelve single-pole low capacitance relays. Assuming a low quantity
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competitive op-amp price o f € 6  each and each relay at €3; the one-input, one-output 
line active devices in Figure 3.17 amount to a total of €54.
Relay Control Key
Ya Yi O v rr ill  Gain ftrUy* Fin»i Stage Relays Opoonfil Sage R«l»yi Selected Gain (VAT)
1 0 1 0 1
0 I y 3 Y< Y5 Y6 Y , Ys Y9 Y io X -0 5
0 1 y 4 y 3 y 5 y 6 Yr Yt Y9 Y io X -5
1 0 y 5 y 3 y ,  y 6 Y9 Y7 Y8 Y io Y n -50
1 0 y 6 y 3 y 4 y 5 Yio Y , Ys Y , Yj2 -500
Figure 3.17: One i/p-o/p line inverting composite amplifier design controlled by 
single-pole relay, gain selection system
Figure 3.18 shows a two-input, two-output line design that separates the lower gain 
two-stage composite amplifier from its higher gain three-stage equivalent. Separate 
lines allow for improved flexibility o f the external impedance values. For instance, 
R-2 (a-b) (which can be seen at the top o f Figure 3.18), is the appropriate value for two 
neighbouring gains (-0.5 and -5V /V ) only, instead of the more extreme alternative for 
which it could apply for all four gain ranges simultaneously. The disadvantage of this 
circuit comes down to size and cost. An increased number o f active components are 
required to implement the more complex design. The complexity is reflected in the 
relay’s control key, where a larger permutation count is needed. A price tag of €72 is 
the result o f using five op-amps and fourteen relays in the design.
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single-pole relay, gain selection system
Figure 3.19 shows a four-input, four-output line gain selection system. An increased 
number o f active devices ( 1 0  op-amps and 8  relays) is associated with this four-input, 
four-output line system and costs €84 approximately. The cost alone supersedes any 
useful advantages that may result from such a system. Therefore, the one-input, one- 
output line single-pole relay gain selected system was determined to be the most 
competitive and realistic design option for the composite amplifier.
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by single-pole relay, gain selection system 
3.5 Summary
Front-end analogue amplifier systems form essential sensor interfaces that condition 
raw data into suitable output signals that match the input range o f a connected ADC. 
High-performance standards were established for the analogue amplifier. Specific 
parameters include:
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- wide operating frequency range from dc to 30MHz (high frequency band limit) 
high to low gain/attenuation level (defined in Table 3.2) flexibility
- overall amplifier V os of < ±0.1 m V
- typical Ib of < ±2 pA
- negligible drift in set gain level over a temperature gradient o f 0-40°C
These specifications allow for an extended number of applications to be handled by 
the same flexible amplifier system.
A short list o f precision VFA and high-speed CFA devices were selected for further 
analysis using PSpice simulation software. When individually modelled, these 
particular devices produced distinctive results. In general, the CFAs were found to 
have greater bandwidth and speed characteristics, while the VFAs were more suitable 
for high precision preconditioning applications. Within a composite amplifier 
arrangement, precision VFAs and high-speed CFAs are combined in cascade form. 
The OPA656 VFA from Texas Instruments was selected to perform the front-end 
precision operation and the CLC449 CFA from National Semiconductor was selected 
to maintain the high-speed system requirements.
(’«iflfHMfte Awf life r  Tjpir 
(trout end tngnti)
AC S im late*
Input* i
Overall Gunn J1 
Aifcuuatian 
<V/V)
ApfTonimaW
B w M i h
fMHx)
Ncnrork KtiUftir Valor»
<n>
R i R2 rA2 »3 ***3 *P
Non-Inverting
<±1 500 60 100 49 9k 30 270 50 200 100
<±10 50 60 100 49k 300 375 300 375 100
<±100 5 300 100 400 100 100 . 82
<± 1000 05  +p.d. 300 400 200 0 100 135
Inverting
<±1 -500 65 100 50k 30 270 50 200 100
£±10 -50 60 100 5k 300 375 300 375 100
<±100 -5 300 100 500 100 100 82
<±1000 -05 400 400 200 0 100 135
Table 3.5: Summary of modelled composite amplifier properties with an output 
voltage swing of ±0.5V
To explore the composite amplifier’s adaptability, its inverting and non-inverting 
designs were analysed. The simulation results are summarised in Table 3.5. In 
general, both non-inverting and inverting composite model designs produced similar 
frequency responses for a set gain. Four-input signal categories with resultant dc gain,
frequency limitations and associated resistor values are all listed in Table 3.5 for each
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composite amplifier type. Whenever possible, similar magnitudes o f resistors were 
employed for both inverting and non-inverting composite amplifier types. Therefore, 
a minimum amount o f adjustment is required when switching between amplifier input 
types.
For all the subdivided and related dc gain settings, compatible bandwidth simulation 
results were found for the two amplifier types. The two-stage composite amplifier's 
bandwidths is considerably wider than that the three-stage versions. All the gain 
arrangements listed in Table 3.5 produce bandwidths that exceed the high frequency 
(3-30MHz) band. Thus, their dynamic properties are theoretically capable o f handling 
successfully a range of high-speed sensor signals. In fact, with suitable adjustment to 
the op-amps gain ratios and the capacitor compensation technique used, the simulated 
two-stage amplifier's bandwidths listed were found to extend beyond 100MHz.
It should be noted that the dashes (-) in the R3 and Ra,3 resistor columns refer to the 
fact that a third op-amp and its external resistive components are not required by the 
two-stage typical composite arrangements in order to achieve the associated gains, 
which are listed in Table 3.5. The zero resistor value given in the R 2 column o f both 
o f the IV input signals means a short circuit was deemed appropriate between the 
CLC449’s output and inverting input pins for unity gain. The abbreviated letters p.d. 
in Table 3.5 is a reminder that the non-inverting composite amplifier requires an 
external potential divider circuit to achieve an overall attenuation level o f 0.5V/V.
When the systems were simulated with the particular network of resistors listed in 
Table 3.5, it was found that the two-stage composite amplifiers with their low gain 
settings were more susceptible to the effects o f stray input capacitance. The systems 
exhibited underdamped characteristics with peaking in the frequency domain being 
observed. To compensate for these underdamped properties, the respective -5  and 
-0.5V /V  inverting systems required 1.4 and 0.4pF capacitors (Cfbi) within the overall 
feedback loops. The corresponding non-inverting gain systems required 0.4 and 0.7pF 
capacitors respectively.
A cost-effective and compact gain selection system was also considered. Relays were 
found to be the most suitable devices for adjusting the system’s gains while retaining
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the system’s high-performance. A number of gain selection methods for incorporating 
all o f the necessary two- and three-stage composite amplifiers were investigated. A 
one-input, one-output line, single-pole relay gain selection system was found to be the 
most competitive and realistic design examined.
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Composite
Amplifier
Assembly
Evaluation
4.1 Implemented Typical Composite Amplifier
4.1.1 Composite Amplifier Assembly
4.1.2 Assembly Precautions
4.1.3 Typical Composite AC Analysis
4.1.4 Typical Composite Precision Results
4.2 Implemented Complex Composite Amplifier
4.2.1 Complex Composite AC Analysis
4.2.2 Complex Composite Precision Results
4.3 Summary
Prototype boards are used to test a system’s practical functionality. To confirm a 
system’s actual performance, dc precision and ac signal results are analysed. The 
evaluation of a system’s practical performance means non-ideal, real-world issues 
such as noise, signal interference, parasitics, proximity effects and other circuit board 
problems are introduced and can be observed and ideally overcome.
This chapter deals with the physical implementation and analysis o f the composite 
amplifier system. The internal and external issues, which are particularly relevant 
when developing a high-performance, analogue, preconditioning system, are also 
discussed.
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4.1 Implemented Typical Composite Amplifier
The OPA656 and CLC449 op-amps are both inexpensive devices, produced in a 
number o f package types. The composite amplifier was implemented using the 
OPA656’s small outline package (SOP) and the CLC449’s dual-in-line package 
(DIP). Figure 4.1 illustrates the implemented two-stage inverting composite amplifier 
with a gain o f-5V /V . The external amplifier components used include power supply 
regulators, bypassing capacitors, input clamping diodes and resistive loads.
4.1.1 Composite Amplifier Assembly
The OPA656 and CLC449 op-amps are intended for operation on ±5V supplies. The 
fixed output voltage regulators displayed in the upper section of Figure 4.1 will
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supply the op-amps accordingly with stable dc levels. These local regulators replicate 
a real-world situation where a power supply applies a voltage that is insufficiently 
regulated. Features like internal current-limiting, thermal shutdown and safe-area 
compensation make these regulators essentially “indestructible” [4-1], The capacitors 
Cps] and Cps2  are required if  the regulators are located far from the power supply. CpS3- 
CpS6 are included for power supply decoupling purposes.
For laboratory testing purposes, the op-amp’s source o f excitation is provided by a 
linear power supply (dual tracking dc power supply, model number: GPC-3020) via 
the voltage regulators. However for many years the world o f power supply design has 
seen a gradual movement away from the use o f linear power supplies to the more 
practical switched mode power supply (SMPS). By employing high switching 
frequencies, the size o f the power transformer and associated filtering components in 
the SMPS are dramatically reduced in comparison to the linear method. This means 
an SMPS design can produce very compact and lightweight supplies [4-2], It is 
therefore recommended that a suitable SMPS replace the present linear power supply 
when moving from the laboratory to a purely practical environment.
The leads from the power supply to the input board terminals should be kept as short 
as possible. Recommended twisted pair techniques were used on all power supply 
leads to reduce magnetic coupling effects. This effective technique allows signals 
induced in successive twists to cancel out each other [4-3].
The Rpsi-Rps4 , 10Q resistors have two functions. Firstly, to provide a physical 
separation o f an appropriate distance between the regulators and the sensitive op-amp 
pins, while still allowing the op-amps to be powered via the resistance paths. This 
improves isolation o f the source from the other lines and components on the board. 
Secondly, they act as electronic dampers to the current loops that could possibly 
resonate. The tracks o f a circuit board have self-inductance properties that could have 
erroneous effects on a high-performance application. Therefore to counteract this 
induced voltage and any oscillations, resistors o f suitable magnitude are appropriately 
placed within the circuit. A suitable value o f the resistor in the LCR circuit created 
can be deduced from the following equation:
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R > 2 * V l 7c (4.1)
The physical track dimensions o f a PCB determine the amount o f inductance (L) 
present with typical values ranging from l-100nH. Considering the extreme value of 
lOOnH and C the capacitor value o f 0.1 p.F, R is calculated to be 2Q, which was 
rounded up to 1 0 Q to overdamp the circuit.
Csi-C s8, are shunt or decoupling capacitors that are used to provide a comparatively 
low impedance path for alternating currents [4-4]. The 0.1 (xF and 1 |iF values match 
the op-amps manufacturers' recommended values. Such capacitors prevent high 
frequency ac signals, present at the regulator output lines, from reaching the positive 
and negative supply pins (V+ and V-) o f the two op-amps.
The implemented amplifier system shown in Figure 4.1 requires a signal generator to 
analyse the composite amplifier’s frequency response. The signal generator is shown 
diagrammatically as an ac voltage source and is labelled Vjn.
Sensor Output 
Impedance (?Q
(Q)
r -  105 
-  1 0 4 
-  1 0 3 
-  1 0 2 
-  10 
-  1 
L- IO'1
HXS
MX*
LXs
(HXS) High Impedance Range 
(MX*) Medium Impedance Range 
(LXs) Low Impedance Range
T ab ic  4.1: S ensor o u tp u t im pedance ranges
To get the maximum voltage transfer from a hypothetical sensor to the amplifier’s 
load and successfully interface a sensor with the inverting composite amplifier, the 
sensor’s specific impedance properties need to be initially considered. For example, if  
a sensor has a low impedance output (Xs), which is in the range indicated in Table 4.1, 
a negligible effect on the amplifier’s gain will be observed. This is a result o f all the
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Ri values listed in Table 3.5 being significantly greater than the sensor’s output 
impedance, which relates to a minimum amount of signal loss being experienced 
across the sensor’s internal impedance. Consequently, the maximum voltage transfer 
from a sensor to the amplifier’s Ri input resistor is achieved.
A situation may arise where a sensor’s internal impedance is o f a similar order of 
magnitude as the original Ri value. In this case, significant loading errors would result 
if  Ri were not increased. For the maximum voltage transfer to be maintained the 
amplifier’s input impedance (Ri) should be far greater than the sensor’s internal 
impedance (Xs). The process o f modifying the amplifier’s input impedance until R] 
»  Xs affects not only the loading error but also the system's overall gain. Therefore, 
Ri and Rn,i resistors are increased by the same factor, typically by a hundred or a 
thousand, to preserve the inverting -Rfbi/Ri gain relationship.
For maximum bandwidth, the front-end op-amp parallel combination o f Ri||Rfbi 
should always be <200Q. Therefore, the expected gain may indeed be preserved but 
only for low frequency. When a sensor’s internal impedance is o f the order o f 1000 
or greater, the ideal option is to operate the composite amplifier in its non-inverting 
mode.
If the sensor’s exact impedance value is known, an alternative method could be 
employed in which it’s internal impedance is combined in series with Ri and their 
resultant value treated as the new input load impedance. For example, if  Xs is 
specified at 1 0 0  and Ri being equal to 1 0 0 0  for the inverting -5V /V  amplifier the 
only external component needing to be modified is Rfbi from 5000 to 550Q and 
therefore maintains the required gain level.
Another 1 0 0 0  resistor labelled Rioadi was placed in series between the output pin of 
the OPA656 op-amp and the non-inverting input pin o f the CLC449 op-amp. This 
ensures that any parasitic capacitive load present along this line has a negligible effect 
on either op-amp stages. At the output o f the CLC449 op-amp two 1000 resistors 
where placed in parallel to produce a terminal impedance of 50 0  (labelled Rioad2)-
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Anti-parallel Schottky barrier diodes are placed across the front-end amplifier's 
inverting input pin and ground. The particular clamping diodes used have the 
manufacturing codc o f 5082-2835 and are produced by Agilent Technologies. The 
main reason for their selection was that this diode is in wire type form. This was in 
contrast with other Agilent Technologies diodes, surface mount device (SMD) 
package components, that are harder to implement in a breadboard system and are 
therefore more suited for miniature or PCB designs.
Along the two feedback loops o f the composite amplifier, capacitors of suitable 
magnitude were connected across both resistor networks Rfbi and Rfb2 in parallel 
form. These feedback capacitors (Cfbi and Cft,2) were added to reduce any unwanted 
high frequency noise present down to a negligible level, hence producing an ideal 
output signal.
4.1.2 A ssem bly P recau tions
Careful attention to breadboard assembly and/or PCB layout is inevitably the 
difference between a fully functioning system and one that doesn’t live up to 
expectations. The composite amplifier is no exception. Consequently, some relevant 
assembly precautions are recommended to optimise the system’s performance.
- Minimise the distance from the power-supply pins to high frequency 0.1 (o,F 
decoupling capacitors. Close proximity o f analogue signal I/O pins and ground 
lines should be avoided.
Remove ground lines underneath the amplifiers' packages.
Keep resistor leads and board track lengths as short as possible.
Since the output pins and inverting input pins are most sensitive to parasitic 
capacitance, always position the feedback resistors as close as possible to the 
input pins. Isolate these sensitive pins by cutting away any unused lengths of 
neighbouring tracks.
Where double-sided component mounting is allowed, place the feedback resistor 
directly under the package on the other side o f the board between the output and 
inverting input pins [4-5].
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Connections between the op-amps should be made with short direct lines or via 
the recommended resistors.
Socketing high-speed devices is not recommended. The additional lead length and 
pin-to-pin capacitance introduced by the socket can create an extremely 
troublesome parasitic network that can make it almost impossible to achieve a 
smooth, stable frequency response. Best results are obtained by soldering the 
device onto the board. However, if  a socket is the only option, flush-mounted 
socket pins instead o f high profile sockets are endorsed. The mini-board type 
adapters from companies like Aries and Winslow are particularly useful when 
attempting to convert the OPA656 SOP pin arrangement into a DIL package.
The composite amplifier’s performance is concluded to be strongly dependent on tight 
overall layout, proper resistive termination and adequate power supply decoupling 
[4-6].
4.1.3 Typical Composite AC Analysis
A suitable signal generator and two oscilloscopes were used to investigate the high­
speed frequency response properties o f the two-stage typical composite amplifier. A 
Hewlett Package, 33120A, 15MHz function/arbitrary waveform generator was 
employed. The periodic waveforms generated by this instrument have a maximum 
frequency of 15MHz. Despite the high frequency (HF) band limit o f 30MHz not being 
able to be generated by this instrument the HF band range is represented by the 3- 
15MHz signal range available and is therefore a suitable limit by which to test the 
amplifier’s ac performance. The signal generator acts as a controllable low-level ac 
source in place o f a measured sensor output signal.
Two oscilloscopes were used separately at different stages. The Hewlett Packard, 
54504A, digitising oscilloscope, 400MHz (200MSa/s), acted as the primary 
measurement device. The Tektronix, TDS210, digital real-time oscilloscope, 60MHz 
(lGSa/s) was used for recording waveforms and transferring data to the PC via an 
RS232 cable. The oscilloscopes were connected to input and output points of the 
circuit board with reliable Tektronix P6138 10X probes.
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Initially, the HP 54504A oscilloscope was used to validate the two-stage composite 
amplifier’s constancy with respect to its gain over varying frequencies. By viewing 
input and output waveforms at distinctly differing frequencies its gain o f -5V/V  was 
confirmed. For example, a 10kHz very low frequency (VLF) input sinusoidal signal 
with 200mVp_p amplitude produced a corresponding 1VP.P signal returned from the 
amplifier. As expected the inverted output had a phase shift o f -180° with respect to 
the original input signal. This change in phase is not crucial for ac based sensor 
signals, however, if  necessary the signal can be re-inverted at the level shifting or 
digital processing stages.
Figure 4.2 displays the composite amplifier’s input and output waveforms as a high 
frequency 10MHz signal is applied. The tested two-stage composite amplifier 
maintains the desired ac performance for low frequency signals up into the MHz 
range.
Figure 4.2: Real-time signal analysis of the typical two-stage (- -5V/V gain) 
composite amplifier
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The inherent phase shift o f -180° was expected when employing the inverting 
amplifier arrangement. However, at the higher frequencies tested, an additional phase 
delay was observed. This frequency related phase delay, also shown in Figure 4.2, is a 
property o f the op-amps used and is noticeable at a frequency around 10MHz, at 
which point it was measured to be approximately -18°. That is, -18° was recorded 
when the output signal was re-inverted mathematically by the oscilloscope and 
compared to the input signal. This phase delay between the input and output signals is 
clearly apparent from Figure 4.2(a). The phase error was measured by expanding out 
the time/div scaling and by using the following equation to calculate the phase lag as 
an angle:
9 = -3 6 0 ° -v-A t | (4.2)
The symbol v in the above equation denotes the input signal’s frequency, while the 
measured time difference between the input and the output signals are given the 
symbol At.
The true and total phase shift is actually: -180° -18° - -198°, which was measured 
and can also be seen in Figure 4.2(b) where the output signal is displayed in its 
original form. As expected the phase difference between the input and output signals 
increased gradually beyond the 10MHz frequency. This error is intolerable in 
applications requiring high phase accuracy, thus higher feedback capacitance is 
required to perform greater frequency compensation and hence overcome the shift in 
phase. Refer to Section 3.4.3 for further details for phase shift compensation.
4.1.4 Typical Composite Precision Results
High-accuracy voltage measurement instruments were selected to test the composite 
amplifier’s dc precision properties. The Thurlby Thandar Instruments (TTI), 1906 
computing multi-meter was used primarily to measure the amplifier’s input voltage. 
This multi-meter has the ability to record potential differences in the order o f l^V s 
and was also used to measure the device's output voltage at room temperature.
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As with the ac investigations, the op-amps o f the composite design were powered by 
the same dual tracking dc power supply. Also, note that the input voltage to the 
amplifier is attached to a separate fixed source that is incorporated within this same 
power supply. However, the actual voltage levels received at the input to the amplifier 
are controlled via two potentiometers that act together as a course and a fine 
adjustment system.
To test the amplifier device even further, its dependence on temperature was 
examined. The board’s dc characteristics were analysed at different temperatures, 
which were chosen to represent harsher climatic conditions, in which the components 
are expected to successfully operate. The enclosed apparatus functioning as a 
miniature temperature controllable environmental chamber was a modified 
fridge/freezer that can rapidly vary its air temperature from the sub-zero scale up to 
heated plus forty degree Celsius levels within minutes.
The Philips, PM2521 automatic multi-meter was also required to measure the 
amplified output voltage when the air temperature was artificially set above or below 
room temperature. The PM2521 multi-meter has a suitable accuracy down to the 10s 
o f (j.V.
The high and low air temperatures at which the composite amplifier board was tested 
were set at 40°C and 0°C respectively. A measured room temperature of 
approximately 22°C was the third reference temperature used. When the amplifier’s 
circuit board was placed inside the environmental chamber, both multi-meters were 
used simultaneously to measure the input and output voltage levels accordingly. With 
this arrangement, the chamber door could remain closed during the measuring 
process. This arrangement avoided any unnecessary temperature variations that could 
result if  only one multi-meter was used and where disconnecting/reconnecting leads 
would be involved. All three temperatures were measured independently o f the 
apparatus by a thermocouple probe that was placed in close proximity to the tested 
circuit board. The resulting temperature was digitally displayed via a Fluke 52 K/J 
thermometer handheld device.
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The selected input voltage range for the inverting (-5V/V gain) composite amplifier 
represented the expected dc output voltages from a sensor under investigation. This 
input range, which the amplifier was designed to handle, was extended to include 
levels that exceeded both the amplifier’s linear operating range and also the ADC’s 
±0.5V input range that would be returned from the amplifier. These saturated results 
have no bearing on the device’s performance as an amplifier, since the linear range 
covers a sensor’s entire low voltage output range. However for completeness, the 
amplifier’s limitations with respect to its own input/output voltage ranges should be 
known and noted.
V *(V) Predicted
VootOO
Actual
VontCV)
Output Error
(mV)
Percentage 
diff. (% )
- 0 . 8 0 0 0 0 0 4 . 0 0 0 0 0 0 3 . 4 0 2 0 0 0 5 9 8 . 0 0 0 1 4 . 9 5 0
- 0 . 7 0 0 0 0 0 3 . 5 0 0 0 0 0 3 . 3 9 9 0 0 0 1 0 1 . 0 0 0 2 . 8 8 6
- 0 . 6 0 0 0 0 0 3 . 0 0 0 0 0 0 3 . 0 0 8 0 0 0 8 . 0 0 0 0 . 2  67
- 0 . 5 0 0 0 0 0 2 . 5 0 0 0 0 0 2 . 4 9 6 0 0 0 4 . 0 0 0 0 . 1 6 0
- 0 . 4 0 0 0 0 0 2 . 0 0 0 0 0 0 1 . 9 9 9 0 0 0 1 . 0 0 0 0 . 0 5 0
- 0 . 3 0 0 0 0 0 1 . 5 0 0 0 0 0 1 . 4 9 6 0 0 0 4 . 0 0 0 0 . 2  67
- 0 . 2 0 0 0 0 0 1 . 0 0 0 0 0 0 0 . 9 9 8 0 0 0 2 . 0 0 0 0 . 2 0 0
- 0 . 1 0 0 0 1 5 0 . 5 0 0 0 7 5 0 . 4 9 8 5 6 0 1 . 5 1 5 0 . 3 0 3
- 0 . 0 9 0 0 1 5 0 . 4 5 0 0 7 5 0 . 4 4 8 6 6 0 1 . 4 1 5 0 . 3 1 4
- 0 . 0 8 0 0 2 8 0 . 4 0 0 1 4 0 0 . 3 9 8 8 5 0 1 . 2 9 0 0 . 3 2 2
- 0 . 0 7 0 0 1 7 0 . 3 5 0 0 8 5 0 . 3 4 8 8 7 0 1 . 2 1 5 0 . 3 4 7
- 0 . 0 6 0 0 1 0 0 . 3 0 0 0 5 0 0 . 2 9 8 9 4 0 1 . 1 1 0 0 . 3 7 0
- 0 . 0 5 0 0 2 8 0 . 2 5 0 1 4 0 0 . 2 4 9 1 3 0 1 . 0 1 0 0 . 4 0 4
- 0 . 0 4 0 0 0 0 0 . 2 0 0 0 0 0 0 . 1 9 9 1 4 0 0 . 8 6 0 0 . 4 3 0
- 0 . 0 3 0 0 1 3 0 . 1 5 0 0 6 5 0 . 1 4 9 2 8 4 0 . 7 8 1 0 . 5 2 0
- 0 . 0 2 0 0 1 2 0 . 1 0 0 0 6 0 0 . 0 9 9 3 8 3 0 .  677 0 .  677
- 0 . 0 1 0 0 0 0 0 . 0 5 0 0 0 0 0 . 0 4 9 4 4 9 0 . 5 5 1 1 . 1 0 2
0 . 0 1 0 0 2 3 - 0 . 0 5 0 1 1 5 - 0 . 0 5 0 4 0 3 0 . 2 8 8 0 . 5 7 5
0 . 0 2  0 0 0 5 - 0 . 1 0 0 0 2 5 - 0 . 1 0 0 1 7 4 0 .  149 0 .  149
0 . 0 3 0 0 2 8 - 0 . 1 5 0 1 4 0 - 0 . 1 5 0 1 4 9 0 . 0 0 9 0 . 0 0 6
0 . 0 4 0 0 2 8 - 0 . 2 0 0 1 4 0 - 0 . 2 0 0 0 3 0 0 . 1 1 0 0 . 0 5 5
0 . 0 5 0 0 0 9 - 0 . 2 5 0 0 4 5 - 0 . 2 4 9 7 9 0 0 . 2 5 5 0 . 1 0 2
0 . 0 6 0 0 2 5 - 0 . 3 0 0 1 2 5 - 0 . 2 9 9 7 5 0 0 . 3 7 5 0 . 1 2 5
0 . 0 7 0 0 1 4 - 0 . 3 5 0 0 7 0 - 0 . 3 4 9 5 4 0 0 . 5 3 0 0 . 1 5 1
0 . 0 8 0 0 3 1 - 0 . 4 0 0 1 5 5 - 0 . 3 9 9 4 8 0 0 .  675 0 .  169
0 . 0 9 0 0 0 0 - 0 . 4 5 0 0 0 0 - 0 . 4 4 9 1 6 0 0 . 8 4 0 0 . 1 8 7
0 . 1 0 0 0 2 3 - 0 . 5 0 0 1 1 5 - 0 . 4 9 9 0 0 0 1 .  115 0 . 2 2 3
0 . 2 0 0 0 0 0 - 1 . 0 0 0 0 0 0 - 1 . 0 0 4 0 0 0 4 . 0 0 0 0 . 4 0 0
0 . 3 0 0 0 0 0 - 1 . 5 0 0 0 0 0 - 1 . 5 0 3 0 0 0 3 . 0 0 0 0 . 2 0 0
0 . 4 0 0 0 0 0 - 2 . 0 0 0 0 0 0 - 1 . 9 9 6 0 0 0 4 . 0 0 0 0 . 2 0 0
0 . 5 0 0 0 0 0 - 2 . 5 0 0 0 0 0 - 2 . 5 0 8 0 0 0 8 . 0 0 0 0 . 3 2 0
0 . 6 0 0 0 0 0 - 3 . 0 0 0 0 0 0 - 3 . 0 0 2 0 0 0 2 . 0 0 0 0 . 0 6 7
0 . 7 0 0 0 0 0 - 3 . 5 0 0 0 0 0 - 3  . 3 0 0 0 0 0 2 0 0 . 0 0 0 5 . 7 1 4
0 . 8 0 0 0 0 0 - 4 . 0 0 0 0 0 0 - 3  . 3 0 0 0 0 0 7 0 0 . 0 0 0 1 7 . 5 0 0
T ab le  4.2: M easured  a n d  calcu la ted  dc precision  resu lts  fo r  the  inverting  (-5V /V  
gain) com posite am plifier, in  th e  am bien t a ir  te m p e ra tu re  o f 22°C
63
By examining the measured dc precision results in Table 4.2, the amplifiers linear and 
saturated levels are apparent. The predicted output voltage (Vout) column in Table 4.2 
corresponds to the behaviour predicted by the ideal amplifier model. This behaviour 
equates to the input voltage being multiplied by the moderate dc gain of -5V/V, that 
is, Vout (predicted) = -5*V;n. When the predicted and actual output voltages are 
examined, the linear input range can be seen to exceed magnitudes of ±0.6V. The 
effects o f saturation become significantly apparent shortly beyond this range. At this 
point, 100s o f mV are the calculated differences between the predicted and the actual 
measured output voltages.
The offset effect of the amplifier is observed when an input signal close to zero is 
applied, thus an offset error o f 0 .6 mV should be expected due to the properties (listed 
in Table 3.3 and confirm in Table 4.2) o f the front-end precision op-amp.
Another indication o f non-linearity can be observed from the percentage difference 
results, where a percentage difference in the order o f a few 1 0 s generally correspond 
to a saturated region. The equation used to determine the output’s percentage 
difference has the form:
Percentage Difference
Actual Vout -  Predicted Vout
Predicted Vout
*100 (4.3)
The difference between actual and predicted results and their percentage differences 
should both be reviewed in advance o f any linear or non-linear ranges for the device 
being considered.
The ultimate cause o f saturation was found to be the op-amps output voltage range 
limits. Both o f the OPA656 and CLC449 op-amp's data sheets output voltage range is 
stated at ±3.3V. These range limits are confirmed, by examining Table 4.2’s actual 
Vout measured results for the two-stage composite amplifier. When the air temperature 
was adjusted similar test results were produced. Instead o f tabulating these high and 
low air temperature results, all three situations and their ideally predicted results were 
analysed further using Matlab’s graphical application. Matlab's data analysis and
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visualisation software allows plotted results to be examined in detail and allows drift 
patterns to be detected.
The information illustrated in Figure 4.3 shows the voltage transfer curves (VTCs) for 
the amplifier under the influence o f temperature. The positive and negative saturation 
levels (±3.3V) o f the amplifier appear to be almost identical in symmetry when the 
amplifier’s entire measured range is viewed in Figure 4.3(a). From the low resolution 
scaling o f Figure 4.3(a) the amplifier’s slope is practically —5V/V. Therefore the gain 
or sensitivity of the amplifier is as expected approximately -5  V/V in its linear region. 
By expanding the original plot, Figure 4.3(b) shows that the amplifier’s offset voltage 
is temperature dependent.
composite amplifier: (a) over the entire recorded voltage range and 
(b) for an expanded section of the linear range
The specific dc-precision properties o f the composite amplifier were determined using 
Matlab’s data analysis functions. The polyfit( ) and corrcoef( ) functions are the 
particular functions used to determine the specific linear regression characteristics of 
the inverting composite amplifier. The gain and offset values are established from 
each distinctive data set using the polyfit(), best straight-line approximation, function.
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The corrcoef( ) function produces the degree o f uncertainty by determining its 
correlation coefficient value, associated with a calculated gain.
0 -83 .50 0.0159 -4 .9869  ±  0.0008
22 -70 .44 0.0051 -4 .9874  ±  0.0003
40 -37 .27 0.0103 -4 .9874  ±  0.0005
Table 4.3: Linear regression calculations for the inverting (-5V/V gain)
composite amplifier in different ambient air temperature conditions
Table 4.3 contains the tabulated results, which show acceptable levels o f precision, 
for the three resulting gains and their associated uncertainties. The calculated offsets 
are within the offset parameters stated for the front-end precision OPA656U standard- 
grade op-amp that was implemented and is therefore within the high-performance 
amplifier standard. The offset calculations show that their resultant errors will have a 
negligible effect for most applications. However, it should be noted that the thermal 
drift characteristics o f the amplifier are also evident. The equation associated with 
these temperature dependent properties is:
V0S(T) = V0S(25°C) + TC(V01) * (T -25°C ) (4.4)
TC(V0S)aVg. stands for the temperature coefficient term that is sometimes described as 
the average offset voltage drift. One can therefore estimate the Vos at a temperature 
other than 25°C. For example, with Vos(25°C) stated at ±0.25mV and TC(Vos)avg. 
equal to ±2|xV/°C for the OPA656U op-amp, Vos(0°C) is typically around -200[iV. 
This calculated value exceeds the actual linear regression result, as is the case for the 
other temperature situations employed and given in Table 4.3. Consequently, the 
offset properties o f the inverting (-5V/V gain) composite amplifier have been 
confirmed to perform within the low offset and drift parameters o f the OPA656 op- 
amp.
The additional plots o f Figure 4.4 show differences between the predicted and actual 
sets o f data in percentage and absolute value form over the required output voltage
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range o f ±0.5V. Certain patterns exist from the plots that relate again to the thermal 
drift properties of the composite amplifier device. The output error values of all three 
data sets appear to marginally converge in Figure 4.4(b) when the unsaturated output 
voltage goes most negative. The percentage difference results in Figure 4.4(a) seem to 
converge when the magnitude o f the output voltage is increased in either direction. In 
general, these plots show variations in the two-stage composite amplifier when the 
ambient air temperature is altered. Depending upon the application these variations 
maybe considered significant enough to consider employing temperature 
compensation techniques to minimise these errors.
When an input voltage o f zero was applied the output voltage and errors were 
recorded but omitted from Figure 4.4, as significant outliers may draw some attention 
away from the thermal drift patterns illustrated.
Figure 4.4: Actual dc voltage plots of the inverting (-5V/V gain) composite 
amplifier in various conditions of temperature producing: (a) 
percentage difference and (b) error relationships
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4.2 Implemented Complex Composite Amplifier
As in the case o f the typical composite arrangement, a three-stage inverting composite 
amplifier was implemented and tested. Unlike the original composite system already 
described, an additional high-speed CFA is incorporated within the overall feedback 
loop, as can be seen in Figure 4.5. This extra op-amp is included to increase the 
system’s gain and hence permit a sensor's output signal in the low mV range (2- 
20mVp_p) to be amplified accordingly to cover the complete ADC input range.
The relevant hardware assembly and layout precaution notes o f the typical composite 
amplifier are equally important when developing the more complex three-stage 
composite design. The overall arrangement is that o f an inverting system, an input 
signal amplitude that is <10mV in magnitude (20mVp.p) will be amplified to 0.5V 
magnitude (1VP.P) and will be inverted with respect to the input signal. Hence, this 
particular design, shown in Figure 4.5, displays the specific circuitry required to 
implement a three-stage composite system with a gain factor set to -50V/V. Ri is 
specified at 100Q, therefore to achieve the system gain of -50V/V the impedance of 
the feedback resistor labelled Rfbi must equal 5kQ. Two 1 OkQ resistors were 
combined in parallel to form the desired feedback impedance. Series resistors were
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used to create the Ra,2 and Rfl,3 external resistance values for the non-inverting 
CLC449 op-amps o f Figure 4.5.
4.2.1 C om plex C om posite A C A nalysis
The ac-signal analysis set-up described previously for the typical composite amplifier 
was again employed for the complex composite amplifier. With the same signal 
generator and digital oscilloscopes connected, the three-stage amplifier’s spectrum 
properties were examined in real-time.
This amplifier was designed primarily for low input signals that arc <20mVp_p. 
However, due to signal generator limitations, a 60mVp.p sinusoidal signal was used. 
By simultaneously observing the input to the amplifier and its corresponding output 
signal over a suitable frequency range, the device’s gain and phase properties were 
found. Throughout the kHz range and beyond to the 10MHz range, the output signals 
magnitude remained constant at 3VP.P. Therefore, with the inherent inversion 
considered, the three-stage composite amplifier’s set gain was confirmed to be as 
expected -50VTV.
The phase property o f this device is also reliable, with negligible phase delay being 
observed in the high frequency band. The input/output waveform relationships at 
10MHz are displayed in Figure 4.6. Figure 4.6(a) shows the output signal when re­
inverted by the scope and is compared to the input signal. Figure 4.6(b) gives the 
unmodified input/output relationship with the device’s inverting -180° phase shift 
being apparent. Hence, the waveforms o f Figure 4.6 show the amplifier’s approximate 
gain while giving no evidence o f any additional phase delay at this frequency. 
Therefore the three-stage composite amplifier clearly maintains the desired ac 
properties for high-speed applications and also shows improved phase characteristics 
when compared to an additional -18° phase shift at 10MHz of the two-stage 
composite amplifier, where feedback capacitance is also required.
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Figure 4.6: Real-time signal analysis of the complex three-stage (-50V/V gain) 
composite amplifier
4.2.2 Complex Composite Precision Results
The chosen input voltage (Vjn) range o f Table 4.4 was used to test the three-stage 
composite amplifier’s dc gain performance, covering the amplifier’s entire linear 
input/output region and beyond. The expected sensor output voltage, which the 
amplifier is designed to condition, is well within the amplifier’s linear region.
The device’s linear input range (Vjn) extends out to ±80mV that exceeds considerably 
the required sensor output range o f ±10mV. The voltage and percentage differences 
tabulated data generally increase rapidly to indicate the effects of saturation. However 
the output errors in "fable 4.4 also shows the gradual non-linear effects being 
introduced when the input voltage is > ±10mV.
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v*Cv) Predi cted 
VootCV)
Actual
VoatCV)
Output Error 
(mV)
Percentage 
diff. (%)
- 1 0 0 . 0 0 0 5 . 0 0 0 0 0 4 . 0 4 7 9 0 0 9 5 2 . 1 0 0 1 9 . 0 4 2
- 9 0 . 0 0 0 4 . 5 0 0 0 0 4 . 0 5 0 4 0 0 4 4 9 . 6 0 0 9 . 9 9 1
- 8 0 . 0 0 0 4 . 0 0 0 0 0 3 . 9 6 4 6 0 0 3 5 . 4 0 0 0 . 8 8 5
- 7 0 . 0 0 0 3 . 5 0 0 0 0 3 . 4 7 3 7 0 0 2 6 . 3 0 0 0 . 7 5 2
- 6 0 . 0 0 0 3 . 0 0 0 0 0 2 . 9 7 8 1 0 0 2 1 . 9 0 0 0 . 7 3 0
- 5 0 . 0 0 0 2 . 5 0 0 0 0 2 . 4 8 1 4 0 0 1 8 . 6 0 0 0 . 7 4 4
- 4 0 . 0 0 0 2 . 0 0 0 0 0 1 . 9 8 4 5 0 0 1 5 . 5 0 0 0 . 7 7 5
- 3 0 . 0 0 0 1 . 5 0 0 0 0 1 . 4 8 9 8 4 0 1 0 . 1 6 0 0 .  677
- 2 0 . 0 0 7 1 . 0 0 0 3 5 0 . 9 9 1 9 5 0 8 . 4 0 0 0 . 8 4 0
- 1 0 . 0 1 0 0 . 5 0 0 5 0 0 . 4 9 5 5 4 0 4 . 9 6 0 0 . 9 9 1
- 9 . 0 0 7 0 . 4 5 0 3 5 0 . 4 4 5 6 3 0 4 . 7 2 0 1 . 0 4 8
- 8 . 0 0 3 0 . 4 0 0 1 5 0 . 3 9 5 7 2 0 4 . 4 3 0 1 .  107
- 7 . 0 0 3 0 . 3 5 0 1 5 0 . 3 4 6 0 4 0 4 . 1 1 0 1 . 1 7 4
- 6 . 0 1 2 0 . 3 0 0 6 0 0 . 2 9 6 8 4 0 3 . 7 6 0 1 . 2 5 1
- 5 . 0 1 4 0 . 2 5 0 7 0 0 . 2 4 7 4 2 0 3 . 2 8 0 1 . 3 0 8
- 4 . 0 1 0 0 . 2 0 0 5 0 0 . 1 9 7 5 2 0 2 . 9 8 0 1 . 4 8 6
- 3 . 0 2 7 0 . 1 5 1 3 5 0 . 1 4 8 6 8 4 2 . 666 1 . 7 6 2
- 2 . 0 2 5 0 . 1 0 1 2 5 0 . 0 9 8 9 3 3 2 . 3 1 7 2 . 2 8 8
-1 .000 0 . 0 5 0 0 0 0 . 0 4 8 0 2 5 1 . 9 7 5 3 . 9 5 0
1 . 0 2 2 - 0 . 0 5 1 1 0 - 0 . 0 5 2 4 2 0 1 . 3 2 0 2 . 5 8 3
2 . 0 0 3 - 0 . 1 0 0 1 5 - 0 . 1 0 1 1 4 1 0 . 9 9 1 0 . 9 9 0
3 . 0 2 4 - 0 . 1 5 1 2 0 - 0 . 1 5 1 9 3 7 0 . 7 3 7 0 . 4 8 7
4 . 0 0 3 - 0 . 2 0 0 1 5 - 0 . 2 0 0 6 4 0 0 . 4 9 0 0 . 2 4 5
5 . 0 0 9 - 0 . 2 5 0 4 5 - 0 . 2 5 0 4 2 0 0 . 0 3 0 0 . 0 1 2
6 . 0 0 4 - 0 . 3 0 0 2 0 - 0 . 3 0 0 0 3 0 0 . 1 7 0 0 . 0 5 7
7 . 0 1 0 - 0 . 3 5 0 5 0 - 0 . 3 4 9 9 7 0 0 . 5 3 0 0 .  151
8 . 0 0 7 - 0 . 4 0 0 3 5 - 0 . 3 9 9 5 9 0 0 . 7 6 0 0 .  190
9 . 0 1 3 - 0 . 4 5 0 6 5 - 0 . 4 4 9 4 6 0 1 .  190 0 . 2  64
1 0 . 0 1 8 - 0 . 5 0 0 9 0 - 0 . 4 9 9 4 2 0 1 . 4 8 0 0 . 2 9 6
2 0 . 0 0 0 -1 .00000 - 1 . 0 0 6 0 0 0 6 . 0 0 0 0 .  600
3 0 . 0 0 0 - 1 . 5 0 0 0 0 - 1 . 4 9 7 0 0 0 3 . 0 0 0 0 . 2 0 0
4 0 . 0 0 0 - 2 . 0 0 0 0 0 - 1 . 9 9 4 0 0 0 6 . 0 0 0 0 . 3 0 0
5 0 . 0 0 0 - 2 . 5 0 0 0 0 - 2 . 4 8 6 0 0 0 1 4 . 0 0 0 0 . 5 6 0
6 0 . 0 0 0 - 3 . 0 0 0 0 0 - 2 . 9 8 2 0 0 0 1 8 . 0 0 0 0 .  600
7 0 . 0 0 0 - 3 . 5 0 0 0 0 - 3 . 4 7 8 0 0 0 2 2 . 0 0 0 0 .  629
8 0 . 0 0 0 - 4 . 0 0 0 0 0 - 3 . 9 6 5 0 0 0 3 5 . 0 0 0 0 . 8 7 5
9 0 . 0 0 0 - 4 . 5 0 0 0 0 - 3 . 9 7 9 0 0 0 5 2 1 . 0 0 0 1 1 . 5 7 8
1 0 0 . 0 0 0 - 5 . 0 0 0 0 0 - 3 . 9 7 9 5 0 0 1 0 2 0 . 5 0 0 2 0 . 4 1 0
Table 4.4: Measured and calculated dc precision results for the inverting
(—50V/V gain) composite amplifier, in the ambient air temperature
of 22°C
Figure 4.7(a) displays the predicted VTC that would result if  the amplifier were 
ideally linear. In addition to this linear gradient line, the actual three-stage composite 
amplifier VTC at room temperature is shown. The amplifier’s output saturation levels 
of ±4V, initially observed from the tabulated data o f Table 4.4, are confirmed from 
the VTC of Figure 4.7(a). Therefore, as long as the three-stage composite amplifier 
operates within its expected input voltage range (typically ± lm V  to ±10mV), a 
remarkable agreement between the actual behaviour and the behaviour predicted by
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the amplifier’s ideal model results. The amplifier’s temperature dependent offset 
voltage relationship is displayed graphically in Figure 4.7(b).
(■)
<»>)
Figure 4.7: Predicted and actual i/p-o/p de VTC for the inverting (-50V/V) 
composite amplifier: (a) over the entire recorded voltage range and 
(b) for an expanded section of the linear range
0 -4 8 .63 0 .093 -49 .6 4  ±  0.05
22 -3 3 .89 0 .016 -4 9  68 ±  0.01
40 -4 2 .6 5 0 .169 -4 9 .76  ±  0.08
Table 4.5: Linear regression calculations for the inverting (-50V/V gain) 
composite amplifier in different ambient air temperature conditions
Table 4.5 lists the calculated offset, gain and associated uncertainty values for each 
temperature, set to test the amplifier’s performance. The calculated offset values o f 
the two and three stage composite amplifiers are o f the same order o f magnitude. 
These (J.V range offsets will have a negligible effect on the three-stage composite 
amplifier’s dc performance when typical input voltage ranges o f ±1 to ±10mV are
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applied. The amplifier’s gain and associated uncertainties given in Table 4.5 are 
acceptable for precision-based applications, despite a slight decrease in gain occurring 
as the temperature decreases.
The plots o f Figure 4.8 are included to indicate any secondary patterns that exist 
between the amplifier’s predicted and actual measured output voltage over its 
required operational range. For example, the percentage differences shown in Figure 
4.8(a) appear to decrease almost exponentially as the output voltage increases 
linearly. These differences also drift with temperature and therefore give a insight into 
the amplifier’s thermal behaviour. However, the pattern that results is less regular or 
distinctive when compared to the corresponding plot (Figure 4.4(a)) o f the -5V /V  
gain composite amplifier. The output error relationships o f Figure 4.8(b) are generally 
seen to increase gradually as the output voltage becomes more positive.
Figure 4.8: Actual dc voltage plots of the inverting (-50V/V gain) composite
amplifier in various conditions of temperature producing: (a) 
percentage difference and (b) error relationships
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4.3 Summary
It is becoming increasingly advantageous to carry out information processing and 
control functions using digital methods. However, to get to this stage o f processing 
the data from the real world that is typically in analogue form requires some initial 
manipulation and conversion. Front-end amplifier circuits form essential sensor 
interfaces that condition raw data into suitable output signals that match the input 
range of a connected ADC.
Implementing a high-performance preconditioning amplifier system requires specific 
layout and hardware assembly issues to be followed. Tight overall layout, proper 
resistive termination and adequate power supply decoupling, ensures that the 
composite amplifier system’s high-performance capability is achieved.
The high-speed properties o f the implemented composite amplifiers were confirmed 
by viewing its input and output signal waveforms over a suitable frequency range. 
When analysed the implemented composite amplifiers maintained the desired ac 
performance for low frequency signals up into the MHz range. Hence, the aim of 
amplifying a low-range voltage signal up to the appropriate 1VP_P level was 
comfortably achieved by both composite designs.
It was found that negligible shift in phase was observed in the high frequency band 
for the three-stage composite amplifier, while a marginal phase error resulted from the 
two-stage composite amplifier.
The composite amplifier’s dc precision characteristics were analysed under a range o f 
temperature conditions, where the amplifier’s components are expected to 
successfully operate. The device’s recorded input and output dc data were examined 
through Matlab software. Using linear regression techniques, the offset voltages were 
calculated to be within the offset parameters stated in the precision OPA656’s front- 
end op-amp data sheets and therefore are o f high-performance standard.
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These results also show that the front-end precision OPA656 op-amp dominates the 
dc static parameters o f the composite amplifier. More specifically, the input offset- 
drift characteristics o f the OPA656 VFA are reflected by these findings and the poorer 
input dc characteristics o f the CLC449 CFA(s) become insignificant since the CFA(s) 
are operated within the feedback loop o f the VFA.
To conclude, this chapter contains the elements necessary to interface a sensor-based 
system with an ADC. The recommended devices and hardware assembly issues 
discussed in this chapter form a basis and a guideline to developing a high- 
performance amplifier for a data acquisition system. The developed preconditioning 
amplifier is capable o f facilitating a range o f output sensor signals; thus ensuring that 
a broad application base potential is achievable.
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5.3 Summary
The physical world is inherently analogue, indicating that there will always be a need 
for analogue circuitry to condition physical signals such as those associated with 
transducers, as well as to convert information from analogue to digital form for 
processing and from digital back to analogue for reuse in the physical world [5-1]. 
The instrumentation involved in converting signals for processing in the digital 
domain generally starts with an op-amp based amplifier system. The signal 
conditioning elements, to which amplified signals are subsequently applied, include a 
difference/differential amplifier, an ADC and a data bus interface buffer.
76
5.1 Data Converter Circuitry
Up to this point, in the thesis, the issue of amplifying precisely a sensor’s high-speed 
output signal to match an ADC’s standard input voltage swing o f ±0.5V has been 
discussed. However level shifting is a farther conditioning requirement, which is 
generally involved, to ensure the amplifier’s output signal and the ADC’s input 
voltage ranges correspond. The process of dc level shifting the amplified signal is of 
particular importance, since the mid-scale analogue input value o f an ADC is 
generally at a non-zero level. The Analog Devices AD9050 10-bit, 40MSPS ADC’s 
analogue input is centred at 3.3V for example, while the AD6645 14-bit, 80MSPS 
device has a lower centre reference value o f 2.4V. Therefore, the selected level shifter 
is generally used to control the appropriate offset from ground to drive the chosen 
ADC.
When attempting to verify the performance o f  an ADC, a DAC allows analogue input 
test signals and reconstructed digital output data to be compared in the same analogue 
form. Subsequently, with the use o f an interface buffer, the ADC-DAC shared data 
lines could potentially form a bi-directional data acquisition and data generation 
system.
This section introduces, demonstrates and tests the level shifting, analogue to digital 
and the signal recovery circuitry relevant for high-speed applications. Assembling a 
high-performance data acquisition system involves the selection of appropriate level 
shifting and data conversion devices, which complement the analogue preconditioning 
circuitry, with high-speed and dc precision properties.
The circuit diagram of Figure 5.1 displays all o f the data converter devices that were 
implemented on a single test board. This platform allows each device to be easily 
evaluated. The ADC is the pivotal device of Figure 5.1, while the difference amplifier 
and DAC shown were only selected to accommodate the ADC’s analogue input and 
digital output signals respectively.
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Figure 5.1: Level shifting and data converter circuit diagram
5.1.1 Difference Amplifier Design
The high-speed AD830 difference amplifier displayed in Figure 5.1 provides a unique 
method o f providing dc level shifting for the analogue input. Its input impedance and 
common-mode rejection ratio (CMRR) are the same for each input connection. These 
features offered by the AD830’s topology are very advantageous and are unlike a 
voltage or current feedback amplifier, where there is a distinct difference in 
performance between the inverting and non-inverting gain [5-2]. Using the AD830 
allows a great deal o f flexibility for adjusting the signal’s offset voltage. Hence, the 
AD830 is a capable intermediate interface between a gain amplifier and the AD9050 
ADC.
Prior to implementing the difference amplifier, its level shifting ability was confirmed 
through PSpice simulations. Figure 5.2 shows the signal analysis waveforms of the 
AD830 when set-up for interfacing with the AD9050 ADC. The composite amplifier's 
output voltage is therefore dc shifted up by 3.3V. The waveform, which resulted, was 
re-inverted to allow phase comparisons to be made between itself and the original 
sensor output signal (input to composite amplifier). This simulation was performed 
with an input high frequency signal set at 10MHz. An approximate phase delay of 
-18° was observed that could affect the performance of a phase based measurement 
system.
Figure 5.2: Simulated signal analysis of the difference amplifier with an input
signal frequency a t 10MHz
79
The dc shifted signal shown in Figure 5.2 was re-inverted by connecting the amplified 
signal to one o f the inverting input pins (pin 2) o f the difference amplifier. However, 
after some physical testing was completed, it was decided to connect the amplified 
signal line to one o f the non-inverting input pins (pin 1 ) instead, while pin 2  would go 
to ground. This adjustment between the modelled and implemented designs was made 
in an effort to counteract any unwanted noise on the second non-inverting 3.3V-line. 
This modification had the desired effect with a significantly less noisy output signal 
resulting. The required 3.3V-dc level is conveniently supplied by the AINB pin (pin 
9) on the ADC. The AD830 8 -pin plastic mini-DIL package was physically mounted 
on the circuit board by using a suitable 8 -way DIL IC socket.
Similar isolation, bypassing and loading techniques used for the composite amplifier 
designs were implemented to improve the difference amplifier physical performance. 
Referring to Figure 5.1, the resistor values o f RpSi and RpS2 act as electronic dampers 
in the current loops that could possibly resonate. The shunt capacitors, Csi-Cs5 , on the 
power supply and input lines o f the difference amplifier provide comparatively low 
impedance ground paths for unwanted alternating currents.
The power supplied to the difference amplifier and the other active devices in Figure
5.1 are controlled via the voltage regulator block shown in the upper portion o f this 
circuit diagram. The fixed regulators that form this block were positioned in close 
proximity to each other on the board. This arrangement allows a primary ground track 
to be established. The bypass components o f the difference amplifier were 
appropriately connected to the ground reference line. This direct grounding method 
prevented ground loops being created around the difference amplifier.
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5.1.2 Difference Amplifier AC Analysis
The sinusoidal waveforms o f Figure 5.3 demonstrate the actual physical behaviour o f 
the difference amplifier’s input and output signals at the high frequency o f 10MHz. 
For the purpose o f demonstrating the device’s phase delay properties, the output 
signal’s dc shift level o f 3.3V is set to the same centre line used by the input signal. 
When the display’s scaling was expanded, a phase shift o f -21.6° was calculated. This 
result compares closely with the simulated phase delay o f -18°. The slight difference 
in these results could be due to the influence o f any capacitive loading and/or layout 
parasitic effects present. Therefore the device can be concluded to be functioning 
close to its specifications with the ability to level shift the amplified signal, while 
introducing a marginal phase delay when the input signal’s frequency response is 
within the high frequency band. Thus, for applications with a minimum phase shift 
requirement an alternative difference amplifier maybe required.
I
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5.1.3 Difference Amplifier DC Precision
The AD830 difference amplifier and its driven counterpart, the AD9050 ADC were 
tested simultaneously to determine their relative precision. Their results however are 
discussed separately; the ADC’s dc precision findings are addressed in Section 5.1.6 
while this sub-section reveals the difference amplifier dc precision details.
Checking the ADC’s precise properties involves measuring and recording multiple 
voltage lines concurrently. These analogue and digital signal levels were measured 
under specific temperature conditions. This was performed in an effort to see whether 
the device’s dependence, with respect to temperature, would in fact emerge.
The environmental chamber door could not remain closed throughout the measuring 
process. This unfortunate consequence was caused by the multi-meter’s (Fluke 10) 
probe position requiring adjustment to read all the relevant voltage lines. However to 
maintain some kind of constant air temperature within the apparatus, the set 
temperatures were reduced to 10°C and 30°C respectively. These two air temperatures 
and the room temperature (22°C) still make it possible to observe the devices 
temperature-dependent properties.
The AD830 difference amplifier was initially placed in an ambient air temperature of 
22°C, as the device’s level shifting dc properties were determined. The results of 
applying accurate dc voltage signals within an appropriate range o f ±0.5V, which 
complements the expected amplifier's output range, are shown in Table 5.1. The 
actual recorded output voltage values differ from the predicted output values. The 
AD830 difference amplifier has four input signals: the dc test signal is applied to pin 
1, pin 2 is connected to ground, the ADC’s 3.3V-dc level shifting signal is applied to 
pin 3 and the output signal is connected to pin 4 to form a unity gain voltage follower 
arrangement. Each o f these input signals as well as the device's own gain and offset 
properties are potential contributors o f the +10 to - lm V  determined output error 
swing.
82
V * ( V ) Predicted
V o a .0 0
Actual
VortCV)
Output Error 
(m V )
Percentage 
diff. (% )
- 0 . 5 0 0 2 . 8 0 0 2 . 7  90 10  .0 0 . 3 5 7
- 0 . 4 5 0 2 . 8 5 0 2 . 8 4 1 9 . 0 0 . 3 1 6
- 0 . 4 0 0 2 . 900 2 .  8 90 1 0 . 0 0 . 3 4 5
- 0 . 3 5 0 2 . 950 2 .  9 4 3 7 . 0 0 . 2 3 7
- 0 . 3 0 0 3 . 0 0 0 2 .  9 9 2 8 . 0 0 . 2  67
- 0 . 2 5 0 3 . 0 5 0 3 .  0 4 5 5 . 0 0 . 1 6 4
- 0 . 2 0 0 3 . 1 0 0 3 .  0 9 6 4 . 0 0 . 1 2  9
- 0 . 1 5 0 3 . 1 5 0 3 . 1 4  6 4 . 0 0 . 1 2 7
- 0 . 1 0 0 3 . 2 0 0 3 . 1 9 6 4 . 0 0 . 1 2 5
- 0 . 0 5 0 3 . 2 5 0 3 .  2 4 6 4 . 0 0 . 1 2 3
0 . 000 3 . 3 0 0 3 . 2  95 5 . 0 0 . 1 5 2
0 . 0 5 0 3 . 3 5 0 3 . 3 4 5 5 . 0 0 . 1 4  9
0 . 1 0 0 3 . 4 0 0 3.  3 9 7 3 . 0 0 .  0 8 8
0 . 1 5 0 3 . 4 5 0 3 .  4 4 7 3 . 0 0 . 0 8 7
0 . 200 3 . 5 0 0 3 . 4  97 3 . 0 0 . 0 8 6
0 . 2 5 0 3 . 5 5 0 3 .  5 4 9 1 . 0 0 . 0 2 8
0 . 3 0 0 3 .  600 3 . 5 9 9 1 . 0 0 . 0 2 8
0 . 3 5 0 3 . 6 50 3 .  6 4 9 1 . 0 0 . 0 2 7
0 . 4 0 0 3 . 7 0 0 3 .  7 0 0 0 . 0 0 . 0 0 0
0 . 4 5 0 3 . 7 5 0 3 . 7 5 0 0 . 0 0 . 0 00
0 . 5 0 0 3 . 8 0 0 3 .  8 0 1 1 . 0 0 . 0 2 6
Table 5.1: Measured and calculated dc precision results for the AD830 difference 
amplifier, in the ambient air temperature of 22°C
The assumption that the voltage applied to the other non-inverting input (pin 3) of the 
AD830 devices is constantly set at 3.3V is actually incorrect. This source of error, 
which originates from the AINB pin (pin 9) o f the AD9050 ADC, directly affects the 
AD830’s output voltage. Instead o f  being fixed at 3.3V, this line varies around this 
expected value by as much as ±5mV as it is subject to unwanted noise and onboard 
parasitics.
The device’s input offset voltage (Vos) was independently tested by, initially, short 
circuiting all its input pins to ground, therefore removing any contributing sources o f 
error. A suitable voltage was then applied between the first non-inverting input (pin 1) 
and ground to force the output voltage of the difference amplifier to zero. The 
measured offset voltage of-2m V , at room temperature, is within the maximum offset 
voltage o f ±5mV specified in the AD830’s data sheets. The device’s specified offset 
voltage of ±5mV, combined with the 3.3V ±5mV level shifting input line property 
explains the measured variation between predicted and actual output voltages.
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F igure  5.4: P red ic ted  an d  actual i/p-o/p de V TC  fo r the AD830 difference
am plifier: (a) over th e  en tire  reco rded  voltage ran g e  and  (b) fo r an
expanded  section n e a r  the  cen tre  o f  the range
Table 5.1’s predicted and actual sets o f data are shown in graphical form in Figure 
5.4(a). The devices additional temperature-dependent voltage curves are included in 
the plots o f Figure 5.4(b). It appears from the plot o f Figure 5.4(a) that the straight 
line associated with an ideal dc level shifting device, with an intercept value of 
exactly 3.3V, almost identically reflects the actual device’s VTC when measured at 
room temperature. However when a closer look is taken, the difference amplifier’s dc 
performance is more appropriately described as suitable though not ideal.
Figure 5.4(b) shows an expanded section o f the device’s VTC. Offset values are 
observed between the predicted curve and each of the actual transfer curves o f the 
difference amplifier in the respective temperature conditions. The room temperature 
data set produces a transfer curve that has the closest resemblance to the ideal transfer 
curve. With the ambient air temperature adjusted above or below room temperature, 
the AD830’s VTC results produce similar offset values with respect to each other. 
The two offset results, caused by adjusting the device’s ambient air temperature, are 
greater in magnitude when referred to the room temperature offset result that is itself a 
marginal shift from the ideally predicted zero offset situation.
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The AD830’s offsets and other relevant dc characteristics are all listed in Table 5.2. 
These values were calculated by using linear regression techniques, with the dc level 
shift values relating to their intercept points when the input voltage is zero. The 
observed properties from Figure 5.4(b) are confirmed by these tabulated results, 
where the device’s room temperature shifted level o f 3.297V is the nearest calculated 
value to the ideal 3.3V level. The input offset voltages o f Table 5.2 were calculated by 
subtracting the predicted ideal value o f 3.3V from each dc-shifted result.
10 3.294 -6.4 0.076 1.0119 ±  0.0008
22 3.297 -3.3 0.063 1.0118 ±  0.0006
30 3.294 -5.8 0.066 1.0120 ±  0.0007
Table 5.2: Linear regression calculations for the AD830 difference amplifier in 
different ambient air temperature conditions
The composite amplifiers exclusively perform the amplification or gain requirements 
o f the preconditioning system. Therefore, the difference amplifier should have an 
associated “gain” o f 1V/V. The regressed findings show gains that are exceptionally 
close to the required level, with their respective uncertainties also available. In 
conclusion, the AD830’s dc precision and high-speed features make it suitable for 
most applications. I f  however the exceptional ac and dc performance properties 
achieved by the composite amplifiers are not to be degraded in anyway, the AD830 
difference amplifier may need to be either replaced or compensated. The second 
option is generally preferred and is discussed further with reference to the ADC’s dc 
precision findings and calibration technique in Section 5.1.6.
5.1.4 Analogue to Digital Converters
Whenever attempting to select a suitable ADC for a given application, the factors 
generally considered are: (a) precision, (b) speed, (c) accuracy, (d) required supply 
voltages and power dissipation, (e) package type, (f) reference and clock (internally or 
externally supplied), (g) input impedance and analogue voltage range, (h) input
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structure, (i) output structure (parallel or serial and if  parallel is it “microprocessor- 
compatible”), and of course, (j) price [5-3]. The order in which these factors were 
prioritised was critical in selecting a suitable ADC.
After examining a number o f ADCs available from Analog Devices and Texas 
Instruments, the Analog Devices AD6645 14-bit, 80MSPS ADC was initially 
identified as a useful example for high-speed applications. With even higher sampling 
rates, the AD9288 Analog Devices 100MSPS ADC, is another interesting option, 
however this device’s resolution is reduced to 8 -bits. The AD6645 is a high- 
performance, monolithic 14-bit ADC and costs approximately €50 for quantities of 
100-499 PQFP parts. All necessary functions, including track-and-hold (T/H) and 
voltage reference, are included on the chip to provide a complete conversion solution 
[5-4]. The device's high sampling, switching and digital specifications make it an 
ideal choice for a data acquisition system where package type and price are o f low 
priority.
Figure 5.1 shows the AD9050 ADC as a central component o f the high-speed 
preconditioning system. This ADC’s SOIC package is relatively easy to incorporate 
and became the overriding factor for its selection over other ADCs with similar 
sampling rates. Precision was compromised to accommodate the small package that 
requires the minimum amount o f soldering or layout tools when testing the devices ac 
and dc properties. The AD9050 is competitively priced at approximately €10 and is 
therefore the more cost-effective solution when compared to the higher precision 
options.
The AD9050 is described as a complete 10-bit monolithic sampling ADC with 
onboard T/H and reference features. The device was designed for low cost, high- 
performance applications, requires a +5V supply and an external clock to achieve 
40MSPS or 60MSPS sample rates with 10-bit resolution [5-5].
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5.1.5 ADC AC Analysis
Important guidelines that optimise the AD9050’s performance are:
- separate power lines and supplies for the analogue and digital sections 
remove all ground and power lines underneath the device
use decoupling capacitors flush against the device’s pins when required
- the analogue input sensitive pins (which can be driven single-ended or 
differentially) need to be isolated along with the crystal’s pins
SOIC to DIL adapter is advised for implementing the ADC on a test board, a 
suitable example is the W9508 mini-board from Winslow
- the Encode pin is connected to a 40MHz crystal that produces pure sine waves 
1 0 0 0  series resistors are connected between the digital output pins and the 
receiving pins o f the DAC, these reduce transients and improve the signal to noise 
ratio (SNR)
Figure 5.5: Real-time signal analysis with the ADC’s two MSB illustrated
Figures 5.5, 5.6 and 5.7 include analogue input testing signals that are sinusoidal in 
form and have appropriate amplitudes o f 1VP_P (±0.5V). These signals correspond to 
the amplified inputs o f the difference amplifier. They reach the ADC at pin 10 (AIN) 
after the 3.3V dc shift has been applied. The continuous input signals o f Figures 5.5
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and 5.6 were set at a relatively low frequency o f 100kHz. These input signals are 
sampled by the AD9050. The ADC’s 1st, 2nd, 3rd and 4th MSB with their respective 
switching characteristics are superimposed on the analogue input signals given 
sequentially in Figures 5.5 and 5.6.
Figure 5.6: Real-time signal analysis with the ADC’s 3rd and 4lh MSB illustrated
! i ! ! | ! I I 1 i |  I J J
100kHz analogue i/p 500mV/div, 2.5us/div
msb digital o/p 2.5V/div, 2.5us/div
\
. . . . . . . .
(a)
1 MHz analogue i/p 500mV/div, 250ns/div
msb digital o/p 2.5V/div, 250ns/div
i  i ; ; : i i i ; 1;- t—t-i- .i 1 t ; ; i 1-.L—1 i  ;,J, fcj j
Figure 5.7: Real-time signal analysis with 100kHz and 1MHz frequencies 
applied and the ADC’s respective MSB also illustrated
I
8 8
Figure 5.7(b) gives the resulting waveform o f the MSB digital output when the 
analogue-input frequency signal was increased to 1MHz. This figure illustrates the 
considerable phase delay o f approximately -50° introduced by the ADC and 
difference amplifier that was negligible when the 100kHz signal was initially applied. 
At this higher frequency, the ADC caused the majority o f the phase lag itself. To 
avoid such an undesirable effect, an alternative ADC could replace the AD9050. For 
example, the 10-bit, 100MSPS AD9071 ADC, which is available from Analog 
Devices, is an ideal candidate since it has the identical package and compatible pin­
out configuration as the AD9050.
5.1.6 ADC D C P recision  an d  C a lib ra tio n
When investigating an ADC dc performance certain terms and their specified limits 
need to be mentioned. Specifically, the AD9050’s data sheets specify both the 
maximum differential and integral non-linearity values to be 1.75 LSB. The device’s 
maximum gain error is stated at ±8.5% full scale (FS), while the input offset voltage 
has a range o f -3 2  to +51mV over the converter’s full temperature range o f —40 to 
+85°C.
An ADC’s differential non-linearity is defined as the deviation o f any code width 
from an ideal 1 LSB step. It’s integral non-linearity is similarly defined but instead 
compares the transfer function with a reference line measured in fractions o f 1 LSB 
using a “best straight line” determined by a least square curve fit. Therefore, the 
device’s non-linearity can be said to cause inaccurate code transitions to occur by up 
to 1.75 LSB as opposed to the ideal code transitions that occur 1 LSB apart.
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Analogue
Vta(mV)
Predicted 
digital o/p (dec)
Actual 
digital o/p (dec)
Output Error 
(LSB)
Percentage 
diff. (%)
2 . 8 0 0 0 12 4 - 8 66  . 67
2 . 8 5 0 0 62 5 6 - 6 9 . 68
2 . 9 0 0 0 1 1 2 10  8 - 4 3 . 5 7
2 . 9 5 0 0 1 6 2 1 6 0 - 2 1 . 2 3
3 . 0 0 0 0 2 1 2 2 1 2 0 0 . 0 0
3 . 0 5 0 0 2 6 2 2 6 4 2 0 . 7 6
3 . 1 0 0 0 3 1 2 3 1 6 4 1 .  28
3 . 1 5 0 0 3 6 2 3 6 8 6 1 .  66
3 . 2 0 0 0 4 1 2 4 2 0 8 1 .  94
3 . 2 5 0 0 4 6 2 4 7 2 1 0 2 . 1 6
3 . 3 0 0 0 5 1 2 5 2 4 1 2 2 . 3 4
3 . 3 5 0 0 5 6 2 57  6 1 4 2 . 4 9
3 . 4 0 0 0 6 1 2 62 8 1 6 2 . 61
3 . 4 5 0 0 6 6 2 68 0 1 8 2 . 7 2
3 . 5 0 0 0 7 1 2 7 3 2 2 0 2 . 8 1
3 . 5 5 0 0 7 6 2 7 8 4 2 2 2 . 8 9
3 . 6 0 0 0 8 1 2 8 3  6 2 4 2 . 96
3 . 6 5 0 0 8 6 2 8 8 8 2 6 3 . 0 2
3 . 7 0 0 0 9 1 2 94 0 2 8 3 . 0 7
3 . 7 5 0 0 9 6 2 98 8 2 6 2 . 7 0
3 . 8 0 0 0 1 0 1 2 1 0 2 0 8 0 . 7 9
Table 5.3: Measured and calculated dc precision results for the AD9050 ADC, in 
the ambient air temperature of 22°C
A finite amount o f signal noise and the converter’s non-linear properties were found 
to cause the two LSB to exhibit fluctuating characteristics even when a steady clean 
analogue signal was applied. These two bits were therefore deemed indeterminate and 
were not considered when the ADC’s actual digital output values were being 
measured, which are given in Table 5.3, when the ambient air temperature was 
recorded at 22°C. As a consequence o f the inconstant nature o f the 2 LSB, when 
recording the output values, the ADC was treated as an 8 -bit resolution device with 
the 8  MSB retaining their original 10-bit associated weights. Therefore a +5V (high/1) 
output on the MSB line still corresponds to a decimal value o f 512d (2n_1 where n is 
the corresponding bit number in ascending order). This mid-range predicted value of 
512d represents 1 0  0 0 0 0  OOOO2 in binary as the equation used to determine each 
predicted digital output is:
Digital o/p = 1000* Level Shifted Analogue i/p (V^ in volts)-2788 (5.1)
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By rearranging th is equation, the m id-range A D C ’s input voltage is found as expected 
to  be 3.3V. The difference betw een the pred icted  and actual output values initially 
converge and after a  certain  poin t diverge as the input voltage is increased from  2.8V  
to  3.8V . The m inim um  difference is reached  w hen a 3.0V input signal is applied 
w hile the m axim um  difference occurs a t 3 .7V . The dev ice’s gain  error m ust therefore 
be the m ain  cause o f  the observed variation. H ence, the A D C ’s gain was found to be 
steeper then expected. This is confirm ed w hen the tabulated  output data is contrasted 
in  graphical form  (Figures 5.8(a) and (b)) over the input voltage range.
(a)
(b)
i  I ;
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_-•— ‘ J ! Actual results @ 30°C Aclual results @ 22°C 
Actual results ©  10°C 
—  Predicted resulls
— —  i i \
1,3 3  3 0 5  3 .31  3 3 1 5  3 .3 2  3  3 2 5  3 .3 3  3  3 3 5  3 .3 4
Inpul DC Voltage /  V
Figure 5.8: Predicted and actual i/p-o/p transfer curves for the AD9050 ADC: (a) 
over the entire recorded input voltage range and (b) for an expanded 
section near the centre of the range
The p lo t o f  F igure 5.8(a) show s the  device’s room  tem perature slope diverging aw ay 
from  the pred icted  transfer line as the input voltage level is increased. The predicted 
and actual transfer data  are d isplayed in F igure 5.8(a) w ith  solid  and dashed lines 
respectively. The typical m ethod  o f  displaying an  A D C ’s quantised nature w as 
avoided in  Figure 5.8(a), since a  to ta l o f  2 10 (1024) possible transition  levels, each 
lm V  in w idth, w as deem ed im practical for the range and scale used. Instead, the 
expanded p lo t o f  Figure 5.8(b) show s the ideally  predicted  code transitions for the
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tested  A D C. F igure 5.8(b) includes the  o ther resu lts  w hen  the  a ir tem perature w as set 
to  10°C and  30°C  as w ell as the  room  tem perature transfer curve in  dashed form . 
E ach  curve represents the locus o f  the  respective m idpoin ts o f  the  actual code range. 
The room  tem perature  segm ented transfer curve produces m arg inally  better results for 
the A D 9050 w ith  respect to  the o ther tw o  set tem peratures.
Table 5.4 sum m arises the tem perature d rift effects on  the  A D 9050. The A D C ’s 
calculated  inpu t offset voltages n ever exceeded  the  A D 9050’s data  sheets specified 
offset range o f - 3 2  to  + 51m V  over the  tested  tem perature range. T herefore, the A D C 
w as determ ined  to  function  w ith in  specified  dc param eters. H ow ever i f  a  greater level 
o f  p rec ision  is requ ired  fo r a  given application  and the  dev ice’s cost and package type 
are n o t m ajo r issues, a  recom m ended rep lacem ent o f  the A D 9050 is advised. The 14- 
bit, 80M SPS A D 6645 A D C  from  A nalog  D evices is recom m ended. The A D 6645 is 
available in  a  52-lead pow er quad-4-package and  has an im proved typical offset error 
o f + 1 .2m V, w ith  a  low  quantity  p rice  o f  approxim ately  €50. In  applications w here dc 
coupling is required , the  m o st com patib le d ifferen tia l op-am p th a t could  be used to 
drive the  A D 6645 is the A D 8138 from  A nalog  D evices. T he A D 8138 op-am p 
provides single-ended-to-differential conversion  tha t m in im ises the layout 
requirem ents [5-4].
10 -8 -2918 1042 ±  9
22 -11 -2886 1033 ±  4
30 -15 -2872 1030 ±  4
Table 5.4: Linear regression calculations for the AD9050 ADC in different 
ambient air temperature conditions
The m o st cost-effective option  involves using the  A D 9050 A D C  in  conjunction w ith  a 
suitable calibration  techn ique th a t corrects the  linear offset error. T he linear regression  
calculations o f  T able 5.4 can  be used, how ever the num ber o f  m easurem ents needed 
to  determ ine these resu lts  is  n o t essential. T aking only one, tw o  o r th ree m easurem ent 
steps significantly  reduces the  offset error. L ow  m easurem ent steps produce im proved
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results w hile  restricting the  m easurem ent tim e to  a  m inim um . W hen em ploying three 
m easurem ent steps, a  good calibration is generally  obtained w hen the calibration 
po in ts are selected  in the fo llow ing  sequence: (a) the  first po in t at one end o f  the input 
range o f  operation, (b) the second at the o ther end o f  the  range, and (c) final 
calibration po in t halfw ay betw een the tw o previously  selected  points [5 -6 ],
This basic, one-dim ensional, calibration m ethod has been  theoretically  tested  on  the 
A D 9050 transfer function  and then  developed  into a  program m er-defined function, 
w hich  w as im plem ented w ith  suitable source code, on the PIC -m icrocontroller (|iC ) 
platform . R efer to the analogue inputs and actual d igital outputs o f  Table 5.3 for the 
in itial theoretical situation. Taking the first, last and m id-range values w ill produce 
the  linear equation: y  =  1016*x - 2837. Its inverse  offset error correction equation is 
obviously  and sim ply determ ined  to have the form : y =  984*x -  2739, w hen the 
ideally  related  function fo r the  A D C  is considered, i.e. y =  1000*x -  2788. These 
coefficients can be program m ed into a  suitable PIC-|xC or D SP device. The offset 
error output (y) from  the  A D C  is applied  to  the rearranged  correction equation to 
determ ine the true com pensated  input (x) value. This transfer correction m ethod can 
also be applied  to  the  d ifference am plifier’s p rec ision  results to  sufficiently reduce its 
linear gain  error.
The flow chart diagram  o f  F igure 5.9 helps illustrate  the user directed autom ated 
softw are program m e developed  for testing the  calibration  function. This calibration 
function w as incorporated  in to  a  fundam ental signal processing  program m e that could 
sequentially  d isplay peak-to -peak  and m ean voltage values o f  an applied analogue 
signal, th rough  a  LC D  display, once the system  has been calibrated. From  the 
flow chart it is apparent th a t the  im plem ented one-dim ensional calibration m ethod 
requires only tw o reference points, one at either end o f  the operating range (0-5V ). 
The user is su itably  prom pted  as to  w hen  and w here the reference signals should  be 
applied, w ith  sufficient ad justm ent tim e given betw een  prom pts. A fter each reference 
signal is applied, its corresponding  digital equivalent is d isplayed and recorded for the 
linear regression  calculations. I f  any slope or in tercep t differences ex ist betw een the 
ideal and actual values, a  new  calibration data set is determ ined and stored in 
m em ory. This calibration  data  com pensates fo r offset and sensitivity  errors caused by 
the system ’s instrum entation.
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Figure 5.9: Flowchart diagram of fundamental signal processing programme
with calibration function incorporated
T he specific C source code including  calibration function, w hich  is associated w ith 
the  flow chart d iagram  o f  F igure  5.9, is docum ented in  A ppendix  Section A .I . W hile a
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related  PIC-jxC “get started  guide” docum ent is available from  the D C U  School o f  
E lectronic Engineering. This guide form s a  report that w as prim arily  w ritten  for PEI 
Technologies personnel and postgraduate research  students p lanning to  com m ence 
w ork  on a p ro ject incorporating a  M icrochip  PIC-jxC device. O riginally  the PIC-jiC  
w as strongly considered as a  possib le  signal processing  elem ent for the developing 
data  acquisition  system . H ow ever, for h igh-speed  applications th is device was 
subsequently  rep laced  by a  m ore suitable high-perform ance em bedded D SP 
(discussed further in  Section 5.2.1). The calibration program m e w as initially 
im plem ented, tested  and exam ined by  hardw are associated  w ith  the PIC-jxC. C is a 
portable language therefore the  linear calibration  function developm ent can be 
transferred  and  run  on different m icroprocessor system s (including an  em bedded 
D SP) w ith  little or no  m odifications needed.
5.1.7 Digital to Analogue Circuitry
Figure 5.10 illustrates separately  the  125M SPS A D 9760 D A C  and its differential-to- 
single-ended signal recovery  circuitry  in itially  show n in  F igure 5.1. The A D 9760 was 
im plem ented  to  reconstruct and analyse the analogue test signals. The D A C ’s 
reso lu tion  is the  sam e as the  10-bit A D 9050 w hile the 100M Hz crystal is used to
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achieve an appropriate sam ple rate. The A D 9760 provides com plem entary  current 
outputs, I o u t a  and I o u t b .  The full-scale ou tpu t current is regulated  by the internal 
reference control am plifier and can be set from  2m A  to 20m A  v ia  the external 
resistor, Rdai in  F igure 5.10. The d ifferential operation o f  the D A C  helps cancel 
com m on-m ode error sources associated  w ith  I o u t a  and I o u t b  such as noise, distortion 
and dc offsets.
D igital signal paths should  be kep t short and run  lengths m atched  to  avoid 
propagation delay m ism atch. The insertion o f  the low  value resistors (100f2) betw een 
each A D 9760 digital inputs and the  A D 9050 digital outputs reduce any overshooting 
and ringing at the digital inputs that contribute to  the data feed-through [5-7]. The 
O PA 656 op-am p w as used to  perfo rm  the differential to  single-ended conversion as 
show n in  Figure 5.10. The observed phase properties o f  the  A D 9050 A D C  were 
evident by exam ining the  D A C  recovered  high-speed  test signals. A  phase delay o f  
approxim ately  -6 0 °  w as confirm ed by com paring  the A D C  1M Hz sinusoidal input 
signal to  the  D A C single-ended output. This phase d ifference is g reater than  the initial 
d ifference o f  -5 0 ° , displayed in F igure 5.7. The D A C device, and to  a lesser extent 
the attached V FA , are the m ain  cause o f  the additional phase delay.
5.2 Data Acquisition System
A ny data  acquisition  system  consists o f  fou r essential elem ents: transducer, signal 
conditioning, signal processing and data  p resentation  elem ents. F igure 5.11 displays 
the  general sequence o f  elem ents a long  the  signal path  that com bine to  form  a  data 
acquisition  system . Typical no ise entry po in ts are indicated w ith  dashed lines. P roper 
noise-reduction  m easures m ust be applied  to m ain tain  a  system ’s h igh perform ance.
Figure 5.11: General structure of a data acquisition system
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W hen developing a com pact data acquisition  system , the signal conditioning, signal 
processing  and data presentation  elem ents displayed in  F igure 5.11 are generally 
m erged. A  PC and som e application softw are typically  p resen t the data  as a  Digital 
Signal P rocessor (D SP), interfaced signal conditioning m odule and com m unication 
link com pletes the arrangem ent. W ith  the  principal signal conditioning devices 
already selected and tested , the next practical step is to  find a com patible low -cost 
h igh-perform ance D SP that has PC com m unication  capability.
5.2.1 Digital Signal Processors
G athering and analysing m assive am ounts o f  test data  in  real-tim e is w here D SPs 
excel [5-8]. These features com bined w ith  their ability  to  provide exceptionally  fast 
m athem atical com putations m akes D SP devices particular useful fo r h igh-speed 
applications. Tw o o f  the w orld ’s lead ing  D SP suppliers are A nalog D evices and 
T exas Instrum ents. A n  overview  o f  the  various p latform s available from  both 
com panies is p resented  as relevan t da ta  sheets and application notes w ere evaluated. 
T he purpose o f  th is  rev iew  is to  determ ine the  m ost suitable option, w hich  is cost- 
effective, easy  to  use, w ith  h igh-perform ance capability  and a h igh-speed data  transfer 
rate com patib le w ith  the  established signal conditioning instrum entation.
A nalog D evices portfo lio  includes m ixed-signal and general-purpose D SPs, such as 
the SH A R C ® , T igerSH A R C ® , B lackfin™ , and A D SP-21xx D SP fam ilies. A nalog 
D evices D SP architectures feature sim ple, yet pow erful, p rogram m ing m odels and are 
supported  by high-quality  developm ent tools.
The A nalog D evices fam ily  m em bers are code com patible. For exam ple, all the 
A D SP-21xx fam ily m em bers share the  sam e base architecture and assem bly language. 
H ence, there is no need  to  learn o r invest in  new  developm ent tools w hen  m oving 
from  one fam ily  m em ber to  another as any in itial softw are investm ent is preserved. 
A lgebraic syntax assem bly language m akes code easy to  learn, use  and read. Fast core 
p rocessing  and  h igh  bandw id th  I/O  is integrated. Large on-chip  m em ory  provides 
am ple on-chip  storage for m ost com m on D SP tasks, such as digital filtering and FFTs, 
thus elim inating the need  fo r off-chip  m em ory.
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M ore specifically , the A D SP-218x M  and N  series m em bers offer low -voltage (1.8V), 
low -cost (€10-30) and high-perform ance 80M H z, 16-bit D SPs. W hile the A D SP- 
2199x fam ily  o f  m ixed-signal D S Ps provides single-chip, h igh-perform ance solutions 
for em bedded control and signal processing  applications a t a  com petitive price. The 
A D SP-2199x fam ily  represents the  h ighest-perform ance m ixed-signal D SPs generally  
available today. These products com bine the 160M IPS, A D SP-219x D SP core w ith  an 
8-channel, 14-bit, 20M SPS A D C  system  as w ell as the righ t m ix  o f  em bedded control 
peripherals and com prehensive developm ent too ls [5-9].
Texas Instrum ents incorporates sim ilar D SP chips on p latform s that are optim ised for 
h igh-perform ance and ease-of-use w ith  h igh-level language program m ing. The 
T M S320 D SP fam ily  offers an  extensive selection  o f  D SPs, w ith  a  balance o f  general- 
purpose and application-specific  processors. There are three d istinct Instruction Set 
A rchitectures tha t are com pletely  code-com patib le w ith in  the  p latform s, from  the 
control op tim ised  TM S320C 2000™  D SP p latfo rm  through to  the pow er efficient 
C5000 and h igh-perform ance C6000 system s.
The TM S320C 2000™  D SP p latform  provides the  digital control industry  w ith  the 
h ighest level o f  on-chip in tegration  and pow erfu l com putational abilities tha t produce 
unparalleled  im provem ents in  energy efficiency. The T M S320C 28x™  D SP 
generation is the h ighest-perform ance so lu tion  for digital control. The 
T M S320C 24x™  D SP generation is the foundation  fo r th is diverse platform . This 
generation delivers pow er and control advantages that allow  designers to  im plem ent 
advanced cost-efficien t control system s.
The TM S320C 5000™  D SP p latfo rm  is op tim ised  fo r the consum er d igital m arket - 
the  heart o f  the m obile  In ternet - and it's convergence w ith  o ther consum er 
electronics. W ith  pow er consum ption  as low  as 0 .33m A /M H z, the TM S320C 55x™  
and TM S320C 54x™  D SPs are optim ised for personal and portable products like 
d igital m usic p layers, GPS receivers, portable m edical equipm ent, 3G  cell phones, 
d igital cam eras as w ell as M IPS-intensive voice and data applications and are 
extrem ely  cost effective fo r single and m ulti-channel applications. B ased on  the C55x 
D SP core, the  O M A P5910 processor in tegrates a C 55x DSP core w ith  a  T l-enhanced 
A R M 925 on  a  single chip fo r the optim al com bination o f  high-perform ance w ith  low
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pow er consum ption. This un ique architecture offers an attractive solution for both 
D SP and A dvanced R ISC  M achine (A RM ) developers, p rovid ing  the low  pow er rea l­
tim e signal processing capabilities o f  a  D SP coupled w ith  the com m and and control 
functionality  o f  an ARM . The O M A P5910 is optim al for designers w orking w ith 
devices that require em bedded applications processing in a connected environm ent.
R aising the bar in  perform ance and cost efficiency, the  C 6000™  D SP platform  offers 
a b road  portfo lio  o f  the industry 's fastest D SPs running at clock speeds up to  1 GHz. 
The platform  consists o f  the T M S320C 64x™  and TM S320C 62x™  fixed-point 
generations as w ell as the TM S320C 67x™  floating-point generation. They range in  
price from  around €20-30. The C6000 D SP platform 's perform ance ranges from  1200 
to 8000 M IPS for fixed-poin t and 600 to  1350 M FLO PS for floating point, optim al 
for designers w orking on targeted  broadband infrastructure, perform ance audio, 
im aging and precision  instrum entation  based applications.
This review  has indicated  a  num ber o f  com petitively  priced  system s that are 
particularly  su ited  for h igh-speed  applications. A fter a  m ore detailed study, the 
TM S320C 6711 D SP w as identified  as the m ost appropriate candidate o f  the system s 
review ed. The TM S320C 67x™  D SPs com prises the floating-poin t D SP fam ily in the 
T M S320C 6000™  DSP p latform . The C6711 device is based on  the high- 
perform ance, advanced V elociT I™  very long instruction w ord  (V LIW ) architecture 
developed by  Texas Instrum ents, m aking  these D SPs an  excellent choice for m ulti­
channel and m ulti-function  applications.
The C6711 D SP have application-specific  hardw are logic, on-chip m em ory, and 
additional on-chip  peripherals. The C6711 uses a  tw o-level cache-based architecture 
and has a pow erfu l and diverse set o f  peripherals. The Level 1 program m e cache 
(L IP ) is a 32-kbit d irect-m apped cache. The Level 2 m em ory/cache (L2) consists o f  a 
512-kbit m em ory  space that is shared betw een program m e and data space. L2 
m em ory can be configured  as m apped m em ory, cache, or a  com bination o f  the tw o. 
The peripheral set includes tw o m ulti-channel buffered  serial ports (M C BSPs), tw o 
general-purpose tim ers, a  host-port interface (H PI), and a  g lueless external m em ory 
interface (EM IF) capable o f  in terfacing to  SD R A M , SB SR A M  and asynchronous 
peripherals [5-10].
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The C6711 D S P ’s equivalen t developm ent board  (TM S320C6711 D SK ) includes 
standard cross-platform  peripheral connectors, w hich allow  for a  designed-to- 
specification prototype board, w ith  im plem ented signal conditioning and data 
conversion instrum entation to  be rapidly  evaluated. A  com patib le prototype board, 
w hich  form s the D S P ’s daughter-board , can accelerate the application design process 
and add new  functionality  for several existing C6000 and C 5000 system s. Signals are 
brought to a  prototype board  through tw o 80-pin connectors, w ith  one connector 
prim arily  for peripheral pow er and control signals and the o ther prim arily  for the 
external m em ory  interface. A  suitable low  cost D SP w ith  enhanced architecture and 
extended m em ory size com bined  w ith  an easy-to-reproduce prototype board w ith  
h igh-speed  signal analysis and generation instrum entation could  create a pow erful 
high-perform ance system  w ell w orth  developing.
The TM S320C 6711 D SK  w as selected  as the data acquisition  system ’s signal 
processing elem ent that com m unicates w ith  a  PC  via a  parallel port cable. W ith  the 
processor system  introduced, a single easy to im plem ent, com patib le prin ted  circuit 
daughter-board  can be form ed.
5.2.2 PCB Design and Physical Layout
O read Capture and L ayout files w ere initially  developed tha t contained schem atic 
circuit design, footprin t com ponent types, standard board boundary, track  dim ension, 
p lane and com ponent orien tation  inform ation for the prototype PC B  design. The 
form at o f  the  post p rocessing  (G erber and E xcellon) files needed  converting, before 
the LPK F ProtoM A T C305 apparatus can be used  to  physically  m achine the board. 
C ircuitC A M  first im ports and then  suitably  m odifies these post processing files after a 
num ber o f  board rela ted  calculations have been perform ed. A  further application, 
B oardM aster, accepts these m odified  files and controls the actual m achining/drilling 
processes perform ed by the LPK F ProtoM A T C305 apparatus.
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Figure 5.12: Printed circuit daughter-board layout, (a) top layer (b) bottom layer
Figure 5.12 illustrates the layout o f  a  user specific PC B  that is approxim ately  133cm 2 
(14 x  9.5cm ) in  area. This pro to type board  em bodies m ulti-channel front-end sensor 
in terfaces, signal condition ing  instrum entation, analogue to  d igital and digital to  
analogue m odules and D SP data  bus interface. Pow er supply regulators and a  transfer
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data  logic control device w ith  m atching lines are included. Tw o m atching fem ale 
daughter-board connectors, available from  Sam tec, form  a  physical link  w ith the 
com plem entary gender connectors on the D SP m other-board.
W ith  the  purpose o f  decreasing the  board ’s size w hile  allow ing the soldering w ork to 
be a m anageable activity, the  chipset selection p rocess w as restricted. O nly SO ICs 
and SM D s w ere chosen over the larger D IL or m iniaturised  alternatives. For exam ple, 
alternative SM D s replaced the original D IL  crystal oscillators show n in  F igure 5.1. A  
fully reproducible, sim ple-to-im plem ent, arrangem ent is the substantial effect o f  this 
approach  to developing a  pro to type board.
This prototype board com bines the essential analogue am plifier and data converter 
devices already selected  and  tested  in  this and the previous chapters. The additional 
10-bit bus interface buffers (U 6 and U l l )  are im plem ented to prevent dam age to the 
output p ins o f  the  respective A D C s (U5 and U 10) w hen output bus data m eant fo r the 
D A C  (U 12) is applied. Such data  can be softw are controlled  as synthesised signals 
th rough  the  D A C  allow s diagnostic  system  tests to  be perform ed.
C areful attention to  the  PC B  layout is inevitably  the d ifference betw een a  fully 
function ing  system  and one tha t doesn ’t  live up to  expectations. H ence a  num ber o f  
practical precautions w ere em ployed to  ensure that a low  distortion, h igh-speed and 
robust data  acquisition  (and data  generation) system  w ould  result. Som e o f  the m ost 
effective m easures included, a tigh t overall layout design w ith  the m inim um  track  
length  used, decoupling the  pow er supply  lines and  isolation o f  sensitive pins from  
parasitic  capacitance.
The aim  o f  facilitating  a range o f  output sensor signals w as in itially  investigated (in 
Section 3.4.5) as a  span  o f  som ew hat elaborate variable gain  system s w ere controlled 
by  a set o f  relays. T he im plem ented  prototype design is a  stream lined version o f  one 
o f  the gain selection system s investigated. Tw o separate front-end input channels are 
p rovided  on  the prototype board , each  w ith  a  distinctive gain  that can be m odified  for 
a  specific application. T herefore, the  developed board  is capable o f  h igh-speed 
in terfacing  w ith  m ultip le output-voltage sensor ranges. The A ppendix  Section A .2
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contains the PC B  schem atic diagram s, w hile each com ponent o f  the PCB is described 
in  Section A.3 w here the board ’s chipset is listed.
5.3 Summary
The output sensor range and the input voltage lim its o f  an A D C  collectively 
determ ine the requ ired  level o f  front-end signal am plification. W hen the A D C ’s m id­
scale value is non-zero a difference/differential am plifier is necessary to  suitably dc 
shift the am plified signal. A  logically-controlled , data buffer device com pletes the 
conversion process, as the selected A D C  becom es the key  signal conditioning 
com ponent.
C ertain  factors took priority  as an appropriate A D C  w as selected. The order o f  
p riority  was: package type, fo llow ed by cost, speed and then accuracy. This led to the 
10-bit A D 9050 A D C  w ith  its sm all outline packages, €10  price tag, 40/60M SPS 
sam ple rates and 7m V  typical offset error to  be selected. A  com patible difference 
am plifier (A D 830), data  buffer (SN 74A B T821A ) and D A C (A D 9760) devices were 
subsequently  chosen.
W ith  the use o f  a  test board, the data  converter devices w ere in itially  im plem ented 
and then  analysed. The A D 830 d ifference am plifier and A D 9050 A D C ’s graphical 
and tabular data  that resulted, illustrated  the respective devices independent speed and 
p recision  properties. D espite  varying the test board’s am bient air tem perature, all the 
im plem ented devices rem ained  functioning w ith in  specifications. O nly w hen the input 
signal’s frequency w as set a t or above 10M H z was a  phase delay  observed  through 
the d ifference am plifier. A  m ore noticeable phase lag o f  -5 0 °  w as recorded for the 
A D C  as a 1M Hz level shifted input signal w as applied, w hile  be low  500kH z no phase 
delay  was observed.
In the  event that these devices are found to  have significant offset or sensitivity  errors, 
a  u ser d irected  autom ated calibration  program m e was developed to com pensate for 
these linear errors.
103
A  D A C device was in itially  im plem ented on  a  test board  to a llow  analogue input 
signals and reconstructed  digital signals to be com pared in  the sam e analogue form . 
This approach allow s the data  conversion instrum entation’s h igh-speed perform ance 
to  be rap id ly  verified.
To add high-speed processing  pow er to  the data acquisition  system  the 
TM S320C 6711 D S K  m other-board  w as selected. This low -cost D SP developm ent 
board  includes standard cross-platform  peripheral connectors that allow  for a 
prototype PC B  w ith  signal condition ing  and da ta  conversion instrum entation  to  be 
easily  im plem ented. The com patib le prototype board, w hich  form s a  D S P ’s 
detachable daughter-board , can accelerate the application design process and add new  
functionality  fo r several existing C6000 and C 5000 system s. Signals are brought to  a 
pro to type board  through tw o 80-pin connectors, w ith  one connector prim arily  for 
peripheral pow er and control signals and the o ther prim arily  for the external m em ory 
interface. This PC B  incorporates a  m ulti-channel front-end sensor interface, high- 
perform ance signal conditioning instrum entation, analogue to  d igital and digital to 
analogue m odules and  D SP data  bus interface.
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6.1 EMIF and EDMA
6.1.1 Enhanced DMA Transfer Example
6.1.2 EMIF CE3 Control Register
6.2 Digital Filter Algorithms
6.2.1 FIR Filter Design and Implementation
6.2.2 IIR Filter Design and Implementation
6.3 Spectral Analysis FFT Implementation
6.4 Visual Analysis and Design Verification
6.4.1 Real-Time CCS Application
6.4.2 Advanced Matlab Software Tools
6.4.3 Phase and Diagnostic Functionality
6.5 Summary
The functionality  o f  the established data  acquisition  system  is determ ined not only by 
i t’s h igh-perform ance analogue conditioning instrum entation elem ents and integral 
digital signal processing hardw are, but can be m odified  as softw are support is added 
and executed. Such program m ability  ensures the  practical issues o f  front-end gain 
control and sam ple rate adjustm ent com plem ent a  range o f  signal am plitudes and 
frequencies. Im plem enting advanced  digital filtering and Fast Fourier T ransform  
(FFT) algorithm s is a  recom m ended processing  enhancem ent, ideal fo r sensor-based 
applications w here noise and in terference are issues. Real-tim e diagnostic 
program m es, w hich utilise d igitally  generated tes t signals to  determ ine a system ’s 
perform ance, are also advised.
The D SP developm ent p latform  selected to  im plem ent the  m ulti-functional 
program m es is the low  cost TM S320C 6711 DSK. Supplied w ith  this target system  is 
the C ode C om poser Studio (CCS) application softw are developed by Texas 
Instrum ents that allow s a  user to in terface w ith  the D SP system  through a  PC. CCS 
provides too ls for configuring, build ing, debugging, tracing  and analysing 
program m es. N um erical and graphical data  visualisation facilities are also supplied by 
this pow erful application.
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A  series o f  D SP algorithm s, im plem ented on  the TM S320C 6711 D SK  through the 
CCS application, are presented  in  th is  chapter. P rio r to presenting  specific processing 
m ethods and designs, a  num ber o f  critical peripheral and external access m em ory 
issues are discussed.
6.1 EMIF and EDMA
Figure 6.1 show s the b lock diagram  o f  the prin ted  circu it daughter-board. This board 
w as designed to  act as a  peripheral m em ory device, capable o f  w orking on a num ber 
o f  com patib le C6000 and C 5000 D SP m other-boards, th rough a  standard interface. 
Signals are brought to the  daughter-board  through tw o 80-pin connector headers, w ith 
one connector (J4) p rim arily  for peripheral signals and the other connector (J5) 
prim arily  fo r the external m em ory  interface (EM IF).
Figure 6.1: Printed circuit daughter-board block diagram
The selected  TM S320C 6711 D SK  m other-board provides an asynchronous m em ory 
interface capable o f  com m unicating  w ith  8-, 16- or 32-bit m em ory. A s only 20 lines
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(ED [0-9] and ED [16-25]) o f  the  possib le 32 external data  lines are used by the 
daughter-board, caution is needed w hen 32-bit m em ory m ode is selected. A n 
appropriate softw are function  can ensure that only the  10-bit sam pled data o f  each 
channel is considered, as the rem ain ing  unused data  lines are ignored. There are four 
chip selects (C E[0-4]) that are used  w hen accessing a specific m em ory location 
(e.g. i f  you  try  to  access asynchronous m em ory, OxBOOO 0000H , then CE3 w ill 
be activated). The m em ory is controlled  w ith  separate asynchronous active low  read 
(A R E), w rite (A W E) and chip enables (A CE) signals [6-1].
F igure 6.2 show s the EM IF bi-directional path  as the processor services requests o f  
the external bus from  the on-chip  enhanced direct-m em ory access (E I)M A ) controller. 
A lso  indicated is the on-chip  tw o-level (L2) architecture fo r program m e and data 
m em ory. The first level program m e cache is designated L IP , and the first level data 
cache is designated L ID . B oth  the program m e and data  m em ory  share the second 
level 64-kbytes o f  internal m em ory  designated L2. The ED M A  controller handles all 
data  transfers betw een the  L2 cache/m em ory controller and the  device peripherals on 
the T M S 320C 6711 D SK . These data transfers include cache servicing, non-cacheable 
m em ory  accesses, user-program m ed data  transfers, and host accesses [6-2].
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T hrough proper configuration, the  E D M A  channels can be set up to  operate 
continuously  w ithout requiring C P U  in tervention  or reprogram m ing. This allow s the 
C PU  to use its M IPS for data  processing, w hile  the E D M A  handles data  m anagem ent 
in  the background. For the C 6 7 1 1, 16 channels p lus a  Q uick D M A  (Q D M A ) register 
set is p rogram m able to  perfo rm  data  transfers during C PU  operation. ED M A  channels 
and Q D M A  register sets are usefu l to  transfer data  to /from  any location in  the D S P ’s 
m em ory m ap. A ll transfers are synchronised and  each channel has a  dedicated 
synchronisation event. N ote  tha t Q D M A  transfers are synchronised by  the  CPU. E ach 
requestor (L2 controller, E D M A  channel) subm its a  transfer request to  be processed 
by the ED M A . The requests are queued according to  priority , w ith  h igher priority 
requests serviced first. B ecause o f  the E D M A ’s structure, transfers requested  through 
different queues (though subm itted  according to priority) can occur sim ultaneously. 
This m axim ises the bandw idth  available to  transfer data  and allow s fo r the efficient 
transferring  o f  data w ithout h indering  the  perform ance o f  the cache.
In  conclusion, p roper configuration  o f  the  E D M A  channels enables servicing o f  all 
incom ing and outgoing data  stream s to /from  the D SP, w ithou t requiring significant 
p rocessing  tim e by  the  C P U  to  m anage the  transfers. Thus, the  C PU  is prim arily  left 
to  focus on  data  processing [6-3],
6.1.1 Enhanced DMA Transfer Example
The on-chip E D M A  contro ller is the  backbone o f  the system  used  by  the tw o-level 
cache architecture. Synchronous background data  transfers are configurable in  a 
special on-chip  param eter R A M  (PaR A M ). There are 16 channels, w hich  can be 
configured in  PaR A M , w ith  each channel corresponding to  a  specific synchronisation 
event to  trigger the transfer. The E D M A  channels m ay be configured to access any 
location in  the  dev ice’s m em ory  m ap. This includes in ternal m em ory, external 
m em ory, on-chip peripherals and external analogue front-end (A FE) circuits.
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The follow ing configurable param eters are availab le fo r each E D M A  channel:
O ptions: transfer configuration  settings
Source address: the  m em ory  location  from  w hence the  elem ents are transferred
- D estination  address: the  m em ory location  to  w hich  the elem ents are transferred  
A rray/fram e count: the num ber o f  arrays o r fram es to  be transferred  m inus 1 
E lem ent count: the num ber o f  elem ents in  an array or fram e
- A rray/fram e index: the  offset u sed  to  calculate the starting address o f  each 
array/fram e
E lem ent index: the spacing betw een  the addresses o f  elem ents w ith in  a  fram e
- L ink  address: the param eter R A M  address o f  the param eters to  be loaded upon 
com pletion  o f  the current transfer
Function: submit_qdma ( )
Description: Submit a QDMÀ request to transfer the sampled data to internal (L2) memory.
Inputs: “
Outputs : —
Returns: -
void submit_qdma(void){ 
EDMA_Config config;
config.opt = (Uint32) /* EDMA channel
( (EDMA_OPT_PRI_HIGH << _EDMA__OPT_PRI_SHIFT ) /*
(EDMA_OPT_ESIZE_32BIT «  _EDMA_OPT_ESIZE_SHIFT ) /<
( EDMA_0PT_2DS_N0 << „EDMAJDPT_2DS_SHIFT ) /<
( EDMA_0PT_5UM_N0NE «  _EDMA_OPT_SUM_SHI FT ) /*
(EDMA_OPT_2DD_NO << _EDMA_0PT_2DD_SHI FT ) /<
(EDMA_OPT_DUM_INC << _EDMA_OPT_DUM_SHI FT ) /-
(EDMA_OPT_TCINT_NO << _EDMA_OPT_TC INT^SHI FT ) /*
( EDMA_OPT_TCG_DEFAULT << _EDMA_OPTJTCC_SHI FT ) /<
(EDMA_OPT„LINK_NO << _EDMA_OPT_LINK_SHI FT ) /«
(EDMA_OPT_FS_YES << „EDMA_OPT_F S_SH I FT ) ) ; /<
options selected (0x20200001) i */ 
High priority EDMA transfer, */ 
32-bit element size, */
1-dimensional source, */
Fixed source address mode, */ 
1-dimensional destination, */ 
Increment destination address,«/ 
Transfer complete indicator */ 
disabled, with no code set, */ 
Event parameter link disabled,*/ 
Frame/block synchronised. */
config.src = (unsigned int)MEM_SRC; 
config.cnt = (unsigned int)EL_C0UNTi 
config.dst = (unsigned mt)MEM_DST; 
config.idx ® (unsigned int)0;
/» Source address for transfer (0xB0000000) »/
/* Element count for transfer (0x00001000) */
/* Destination address for transfer (0x00006000) */
/* Element index offset addressing (0x00000000) */
EDMA_qdmaConf ig(&conf ig);
return;
} /* end submit_qmda */
Figure 6.3: Example code to perform Quick DMA (QDMA) data transfer during 
CPU operation
T he E D M A  also has the capability  o f  perfo rm ing  unsynchronised  transfers though the 
use o f  a Q D M A  request by  the  C PU  th a t is the  quickest w ay to  perform  any transfer. 
The Q D M A  is used  to  issue single, independent transfers to  m ove data  quickly, rather 
than  perfo rm  periodic or repetitive transfers th rough  the E D M A  channels. The sub­
rou tine (d isp layed  in  F igure 6.3) contains the  essential param eters, w here the Q D M A  
is u sed  to  transfer b locks o f  data as the  A F E  is continuously serviced. The Q D M A
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does not have the capability  to  reload a  count o r link. Therefore the  count reload/link 
address reg ister is no t available to the  Q D M A  and consequently  the  linking param eter 
in  th is  exam ple is appropriately excluded as sam pled data  is transferred  to  internal 
m em ory.
A  program m e using th is function w ould  in itially  define the m em ory source, m em ory 
destination  and elem ent count values as sym bolic constants. W hen  executed the 
sam pled data a t the  source address (OxBOOO 0000H ), relating to  the EM1F CE3 
location, w ould  be transferred  through the EM IF to the L2 internal m em ory (w ith a 
starting address a t 0x0000 6000H ). In  th is exam ple, 1000H (4k 32-bit sam ple) 
elem ents are transferred  in  a tim e dependent on  the EM IF CE3 control register 
settings. T his type o f  transfer is valid  for b lock  sizes o f  less than  64k elem ents, this 
equates to  filling  th e  L2 internal m em ory  in one m ove. The follow ing section (6 .1.2) 
h ighlights the EM IF CE3 control reg ister settings tha t can be optim ised  for high-speed 
sam pling.
6.1.2 EMIF CE3 Control Register
31 28 27 22 21 20 19 16
W r i t e  S e t u p W r i t e  S t r o b e W r i t e  H o ld R e a d  S e t u p
15 1A 13 a 7 4 3 2 0
TA R e a d  S t r o b e MTYPE WRITEHOLD
R e a d
H o ld
Figure 6.4: TMS320C671x DSP’s EMIF CE3 space control register (CE3CTL)
A ccess to  external m em ory  devices requires the EM IF control registers to be 
appropriately  configured. T he specific CE3 space control reg ister (CE3C TL), show n 
in  Figure 6.4, corresponds to  the CE3 m em ory space supported by the EM IF. There is 
a  to tal o f  four CE spacc control reg isters corresponding to  the  four external CE 
signals. The M T Y PE  field  identifies the  m em ory  type for the corresponding CE 
space. I f  the M T Y PE  field  selects a  synchronous m em ory type (SD R A M , SBSRA M ), 
the rem aining fields in  the reg ister have no effect. I f  an asynchronous type is selected 
(R O M  or asynchronous), the rem ain ing  fields specify the shaping o f  the address and
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control signals for access to  that space. The program m ed values in  the C E 3C TL refer 
to  E C LK O U T (EM IF clock cycle), w ith  a frequency  o f  100M Hz.
The EM IF allow s a  h igh  degree o f  p rogram m ability  for shaping asynchronous access. 
The program m able param eters that a llow  th is are:
Setup: The tim e betw een the beginning  o f  a  m em ory cycle (A C E low , address 
valid) and the activation o f  the read  or w rite strobe
Strobe: The tim e betw een  the activation  and deactivation o f  read (A RE) or w rite 
strobe (A W E)
H old: The tim e betw een the deactivation  o f  the read  o r w rite  strobe and the end o f  
the cycle (that can be either an  address change o f  the deactivation o f  the A C E 
signal)
TA: T urn-around tim e controls the num ber o f  cycles betw een a read and a  write 
operation
These param eters are program m ed in  term s o f  E C LK O U T cycles. Separate set-up, 
strobe and ho ld  tim ing  param eters are available for read  and w rite accesses [6-4]. 
M inim um  values for asynchronous data  transfer are as follow s:
- SETU P >1 (0 treated  as 1)
STR O B E > 1 (0 trea ted  as 1)
- H O LD  > 0
Therefore the m axim um  sam pling rate possib le, w ith  no additional tim e delays 
present, is 50M SPS w hen  the  read  setup and read  strobe are bo th  set to  one clock 
cycle and read  ho ld  is set to  zero cycles. S im ilarly, w hen transm itting  data only, the 
w rite  setup and  w rite strobe are bo th  set to  one clock cycle and w rite  ho ld  is set to 
zero cycles to  achieve 50M W PS.
The asynchronous M T Y P E  defin itions fo r the  processor are:
M T Y PE  =  0000b: 8-bit-w ide asynchronous interface 
M TY PE =  0001b: 16-bit-w ide asynchronous interface 
M TY PE =  0010b: 32-bit-w ide asynchronous interface
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Therefore, the  fo llow  tw o lines o f  code in  F igure 6.5 set the CE3 control reg ister to 
32-bit asynchronous m em ory m ode w ith  a  theoretical read  transfer da ta  rate o f  
50M SPS.
#define EMIF„CE3 0x01800014 
*(int *)EMIF_CE3 = 0x00010120;
Figure 6.5: Code to define and configure the EMIF CE3 control register
U nfortunately  th is theoretical lim it is n o t realised , as external m em ory interface 
delays o f  less th en  one cycle are incurred before  a  read  o r w rite com m and is issued. 
H ow ever a m ore reliable transfer rate  o f  25M SPS is achieved w ith  neglig ible delays 
being observed as, fo r exam ple, w hen the read  setup/strobe/hold  values are set to 
1/2/1 cycles respectively.
The tim ing  diagram  o f  F igure 6.6 illustrates the  sequence o f  events th a t are critical to 
successfully  transferring  data through  the  EM IF. H ere the asynchronous read  w ith  the 
setup, strobe and ho ld  param eters are program m ed w ith  the values 1 , 2 and 1 
respectively. A t the beginning  o f  the  setup period  A C E becom es active (low ). T hen  
one clock  cycle later, a t the beg inning o f  the  strobe period, A R E  becom es active. A t 
the beginning  o f  a  h o ld  period, A R E  becom es inactive (high). D ata  is sam pled on  the
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E C L K O U T  rising  edge concurrent w ith  the  beginning  o f  the ho ld  period  (the end o f  
the strobe period) and ju s t  p rior to  the  A R E  low -to-high transition  [6-4]. The A C E 
signal goes h igh  ju s t  after the final p rogram m ed ho ld  period. Throughout the read 
sequence the A W E  signal rem ains inactive (high).
The A W E  signal becom es active (low ) w hen the  data  stream  direction is reversed 
from  internal to  off-chip  m em ory. In  the asynchronous w rite case a com plem entary 
sequence occurs w ith  the  A R E  and A W E  w aveform  active and inactive periods being 
reversed. A s can  be seen  in  Figure 6.1, the  A C E, A R E and A W E control signals 
are applied  to  a  logic device on  the daughter-board . The signals that resu lt control the 
flow  o f  data  to  and from  the  D A C /A D C  devices respectively.
W ith  the EM IF and E D M A ’s relevant reg isters and softw are code configured for 
high-speed  data  rates, advanced algorithm s can be in troduced and then  applied  to  
process and  analyse the  received  h igh-speed signals.
6.2 Digital Filter Algorithms
Figure 6.7: A discrete-time system
O ne o f  the  m any useful applications o f  D S P ’s is the real-tim e im plem entation o f  
d ig ital filters. A digital filte r can be v iew ed  as a  d iscrete-tim e (D T) system , as show n 
in F igure 6.7, w here an input signal x[n] is filtered  by  a system  w ith  the D T  im pulse 
response h[k], p roducing an  output signal y[n]. The input and output signals to  the 
filter are rela ted  by  the convolu tion  sum , w hich  is given in  Equation 6.1 for the FIR  
and 6.2 fo r the HR filter.
y tnl -  ¿ h  [k] * x  [n - k]
k = 0
(6.1)
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y  [n] =  h [k] * x  [n - k]
k = 0
( 6 . 2 )
It is evident from  these equations that, for HR filters, the im pulse response is o f  
infin ite  duration w hereas for FIR is o f  fin ite duration, since h[k] for the FIR  has only 
N  values. In practice, it is n o t feasible to  com pute the  output o f  the HR filter using 
E quation 6.2 because the  length  o f  its im pulse response is too  long (infinite in  theory). 
Instead, the H R filtering equation is expressed in  a recursive form:
oo N  M
y[n] = X  h M * x [ n - k ] = 2 ]  b M * x [ n - k ] - ^  a [k ] * y [ n -k ]
k = 0 k = 0 k = 1
(6.3)
Equation  6.3 is the  requ ired  difference equation to  represent the output o f  an HR DT 
filter system  in the  tim e dom ain, w here a[k] and b[k] are the  coefficients o f  the filter. 
In  Equation 6.3, the current output sam ples (y[n]) is a  function o f  past outputs as well 
as p resent and past input sam ples, therefore the HR is a  feedback  system  o f  som e sort. 
This should be com pared w ith  the non-recursive F IR  equation w here the current 
output sam ple (y |n ])  is a  function  only  o f  past and present values o f  the input [6-5]. 
To find the values o f  h[k], fo r FIR, or a[k] and b[k], for HR, from  a  set o f  given 
design param eters a com puter program m e such as M atlab is used. O nce the filter 
coefficients have been  calcu lated  the nex t design stage involves the representation o f  
the filter by  a  suitable structure, w hich is term ed  realisation.
R ealisation involves converting a  given D T system  transfer function, H(z), into a 
suitable filte r structure, w here H (z) is the z-transform  o f  the D T  im pulse response 
(h[n]). B lock or flow  diagram s are often used to  depict filter structures and they show  
the com putational procedure for im plem enting the digital filter. The th ree structures 
com m only used  are the d irect, cascade and parallel form s. Figure 6.8 show s a  general 
illustration  o f  these form s.
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Input x[n]
*  H ( z )
Output y[n]
(a) Direct-fonn transfer function
x[n]
*  H ] ( i )
(b) Cascade-form transfer function
3  H j ( l )  ------------------------------------------  H , . ( 2 )
y[n]
(c) Parallel-form transfa- function
Figure 6.8: Digital system structures
The parallel and cascade structures are m ost w idely  used  fo r H R filters. This is 
because they  lead to sim pler filtering algorithm s and are far less sensitive to the 
effects o f  im plem enting the  filter using a  fin ite num ber o f  b its w ith  respect to  the 
direct structure. This po in t is expanded  upon in  greater detail in  Section 6.2.2, w here 
the cascade form  is found to  perform  closest to  its unquantised result w hen relatively 
h igh order filters w ith finite w ordlengths are analysed.
D igital filtering algorithm s have the ability  to im prove the quality  o f  a  signal by 
rem oving or reducing any noise observed. The contam ination o f  a  signal o f  in terest by 
other unw anted, often larger, signals or noise is a p roblem  encountered in  m any 
applications. W here the signal and noise occupy fixed and separate frequency bands, 
conventional linear filters w ith  fixed  coefficients are norm ally  used to  extract the 
signal.
D epending upon a g iven  application, d ifferent types o f  processing  algorithm s are 
selected. This is particularly  true  w hen  digital filtering is involved. The choice 
betw een FIR  and HR filters depends largely  on the relative advantages o f  the tw o 
filter types. F IR  filters can have an  exact linear phase response. The im plication o f  
th is is tha t no  phase d istortion is in troduced into the signal by  the filter. This is an
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im portant requirem ent in m any applications, for exam ple data  transm ission, digital 
audio and im age processing. The phase responses o f  HR filters are non-linear, 
especially  at the  band edges and the  stability  o f  IIR  filters cannot alw ays be 
guaranteed unlike F IR  filters.
FIR  requires m ore coefficients fo r sharp cu t-o ff filters than  IIR. Thus for a given 
am plitude response specification, m ore processing  tim e and storage w ill be required 
for a  FIR  im plem entation. Therefore for real-tim e, h igh-throughput, application 
requirem ents, IIR  filters should  be used. H ow ever, i f  the num ber o f  filter coefficients 
is no t too large and, in  particular, i f  little  or no  phase d istortion  is desired, FIR is the 
ideal option [6-5].
6.2.1 FIR Filter Design and Implementation
T hrough M atlab ’s signal processing  toolbox, digital filtering functions calculate 
coefficients according to the specification. T hese coefficients represent and describe 
the designed filter. W ith  the coefficients determ ined, the im portant filter properties 
can easily  be obtained, analysed and  com pared to  specification. General filter 
properties o f  in terest include; frequency  and im pulse responses, phase p lots w hile for 
IIR  filters stability  in form ation  is critical.
In  M atlab  the f i r l ( )  function  can calculate suitable filter coefficients once the filter 
order and cu t-o ff frequency corresponding  to  h a lf  the sam pling rate have been 
specified. The returned coefficients m ust be converted to  Q.15 form at and then, for 
convenience, stored  in  a  separate C assessable file. By defin ing the coefficients in  a 
separate file, the  m ain  p rogram m e can  load  the coefficients to the desired m em ory 
location  w hen the  program m e is run.
F igure 6.9 illustrates the characteristics o f  a  low -pass F IR  filter generated in  M atlab, 
w ith  a specified  cu t-o ff frequency  o f  2M H z. The tw o frequency response plots 
com prehensively  confirm  the specified  cu t-o ff frequency at 2M H z that is defined as 
the  frequency at w h ich  the  gain level has been  attenuated to  h a lf  (-6dB) the passband 
level. This traditional cu t-o ff  value o f  - 6dB is associated  w ith  all M atlab FIR  filter
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designs, w hereas HR (including the B utterw orth  filter design o f  Section 6.2.2) use the 
-3 d B  cu t-o ff level. As expected, w ith in  the passband a linear phase response is 
observed w hile the im pulse response is finite, sym m etrical and stable.
Frequency Response
Frequency (MHz) 
Phase Response
Frequency Response
Impulse Response
Figure 6.9: Frequency, phase and impulse response plots of a low-pass FIR
digital filter with a designed 2MHz cut-off frequency (-6dB)
The sequence o f  events, from  filter specification  and calculating coefficients to 
analysing the filter properties p rio r to im plem entation  can be entirely  incorporated 
into a single M atlab (m .file) program m e. This m ethod allow s for rapid altering o f  a 
specific filter property  such as its frequency response.
The coefficients o f  the filters w ere com puted  w ith in  M atlab, according to the given 
requirem ents, and w ere saved in  Q .15 form at to  be represented w ith  the  short type in 
the D SP. The function  for the im plem entation  o f  the  F IR  filter w as nam ed f ir J ilte r (). 
The A N SI C code for th is function is presented in  Figure 6.10.
U nder the control o f  the  ED M A , the  input o f  the function is a sam ple from  the EM IF 
and is in  Q.15 form at. The m ost recen t sam ple enters the filter delay line as a global 
variable called  R in, w hile each  previous sam ple o f  the delay line is shifted by one 
place. The output (filtered) sam ple is also in  Q.15 form at. A fter each m ultip lication
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(m ultiple and accum ulate operation) the resu lt m ust be shifted  15 places to the right to 
avoid  overflow , because the sam ples and the filter coefficients are in Q.15 form at. A  
short data type is also required  fo r the output result. To reduce the quantisation error a 
32-b it accum ulator is used  (int data type in the T M S320C 6711) [6-6].
/•
Function: fir_fiIter()
Description! Sample by sample FIR filtering 
Inputs: input = input sample to the filter
shift = defines the Q.N format, shift the product right by 15 bits
Outputs:
Returns: temp * filtered sample
*/
short fir filter (short input, int shift) 
{
int i ; 
short temp; 
int Acc;
for (i-COEF-1; i>0; i — ) 
R_in[i]-R_in[i — 1]; 
R_in[0] = input; /»
Shift delay samples */ 
Update most recent sample */
Acc = 0;
for (i = 0; KCOE F ;  i++)
Acc += (int)(short)h[i] * (int) (short)R_in[i]; 
temp = (short) (Acc>>shift);
/*
/*
Sum operation in C */ 
Output in 16-bit format */
return temp;
} end fir_filter */
Figure 6.10: C code function used to implement a FIR filter
The full p rogram m e (data in J ir+  pcb. c) w ith  initialisation and transfer routines is 
included in the  A ppendix  Section A .4.1, w ith corresponding F IR  filter coefficients 
(fir_coeffv45 q l5  jc2m egj's25m sps.c)  listed  in A ppendix  Section A .4.2.
6.2.2 IIR Filter Design and Implementation
It should  be noted  that the frequency  response o f  a digital filte r cannot alw ays be 
guaranteed. A  source o f  perform ance degradation  in  digital filters can be caused by 
coefficient quantisation. H ow ever, the effects o f  using a  lim ited  num ber o f  bits to 
im plem ent filters are m uch  less severe in  F IR  than  in  IIR. Therefore w hen 
im plem enting an IIR  filter, th e  type o f  structure used  is h igh ly  im portant. B ecause o f  
this, a M atlab program m e w as w ritten  to  investigate and test the direct, cascade and 
parallel structure form s th a t are generally  realised  w hen im plem enting an  IIR  filter.
118
The findings o f  th is investigation p roved  the  cascade and parallel structures are far 
less sensitive to  the effects o f  im plem enting  a filter using a  finite num ber o f  bits 
com pared to  the direct form . F or the  direct form , the system  becom es unstable and as 
a consequence the actual frequency response varies from  its desired unquantised 
response w hich  is an unacceptable result. B y  exam ining the band-pass filter p lo ts o f  
F igure 6.11, th is conclusion is confirm ed. The cascade form  is found to be the m ost 
reliab le structure as the level o f  quantisation  is lim ited to  8-bits. Therefore, the 
cascade filter form  w as the  structure used  to im plem ent the HR filter function.
Spectrum Response
Figure 6.11: Normalised frequency response of a direct, cascade and parallel 
form 12th order band-pass IIR  filter quantised to 8-bits
The selected  IIR  filter properties, in  cascade form , are com pared to specifications 
prior to  im plem entation. For exam ple, a  practical low -pass B utterw orth  filter w ith  a 
cu t-o ff  frequency o f  2M H z (-3dB ) is designed  w ith  the  butter( )  function. B utterw orth 
filters are characterised  by a  m agnitude response that is m axim ally  fla t in  the pass- 
band and m onotonic overall. The t/2sos()  function  is subsequently  needed to  convert 
the transfer function representation  o f  the  B utterw orth filter into an equivalent 
second-order section (SO S) representation. N ote  that a  specified 8th order B utterw orth 
filter requires four SOS stages. E ach  cascade form  SOS coefficient is appropriately 
quantised to  a  16-bit num ber w ith  an  additional sign bit. O nce quantised the filte r’s
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related  spectrum , phase and stability  in form ation  are analysed to  ensure they  rem ain 
w ith in  specification. The prim ary functions used  to  com plete th is v isual analysis are, 
respectively; freq z(), angle(), grpdelay(), filte r( )  and tf2zp().
The absolute gain  frequency response plot, o f  F igure 6.12, indicates no variation from  
the specified cu t-o ff frequency that is defined  for th is filter as the frequency w here the 
passband response falls by  -3 d B .
off frequency (-3dB)
There are tw o phase-rela ted  p lo ts included in  F igure 6.12: phase  response and group 
delay. W hen  signals pass through a  filter, they  are possib ly  m odified  in  am plitude 
and/or phase. The nature and ex ten t o f  a  signal’s m odification are dependent on the 
am plitude and phase characteristics o f  the filter. The phase shift (response), or group 
delay o f  the filter, provides a  useful m easure o f  how  the filter m odifies the phase 
characteristics o f  a  signal.
I f  a  signal consists o f  several frequency  com ponents, the phase delay  o f  the filter is 
the am ount o f  tim e delay each  frequency  com ponent o f  the  signal suffers in going
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th rough the filter. The group delay, on the  o ther hand, is the average tim e delay the 
com posite signal suffers at each frequency. It is the negative first derivative o f  a 
filte r’s phase  response. The phase response in th is case is sim ply a  function o f  the 
filte r’s length that relates to the filter coefficients. To get a  zero phase or group delay 
response the  delay is expressed  in  term s o f  the  num ber o f  coefficients and so any 
correction can be m ade.
Unlike the F IR  filter, the  phase response o f  the  IIR  digital filte r is non-linear, 
especially  a t frequencies near its cu t-o ff value as show n in F igure 6.12. Therefore, this 
phase characteristic  o f  the filter w ill have the  greatest m odify ing  effect on signal 
com ponents passing frequencies near the filter cu t-o ff frequency. I f  a  signal being 
filtered  is required  to  have the m in im um  possible phase d istortion, the  signal’s 
frequency range should  be m aintained w ell inside the filter's passband range. Plots 
displaying phase characteristics, such as group delay, are invaluable tools used to 
confirm  acceptable lim its for a  digital filter.
There are tw o general types o f  results that can  be plotted to  show  stability  properties
o f  a d igital filter system . The first being the im pulse response, h[k], that com pletely 
defines the D T  system  in  the tim e dom ain. A  L inear T im e Invarian t (LTI) system  is 
stable i f  its im pulse response satisfies the  condition  o f  E quation  6.4.
This condition is therefore satisfied  i f  h[k] is o f  finite duration or i f  h[k] decays 
tow ards zero as k  increases. Such a  p lo t allow s the designer o r observer to  check the 
stability  o f  a system  th rough  softw are sim ulation before any hardw are im plem entation 
is in itiated. Several passes m ay be requ ired  as trade-offs are m ade betw een design 
specification to lerances and the p rocessing  pow er available. M oreover, the software 
im plem entation  o f  a  dig ital filter a lgorithm  is often carried  out to  verify  that the 
algorithm  chosen does indeed  m eet the goals o f  the application on  hand before the 
algorithm  is im plem ented. T he im pulse response o f  the quantised filte r o f  F igure 6.12 
is clearly  converg ing  tow ards zero as the num ber o f  D T  sam ples increase, therefore 
the filter can be said to  be  stable even w hen quantised.
(6.4)
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The second m ethod o f  displaying appropriate  stability  details is in a  zero-pole plot 
that is another equally  im portant analysis too l for accurate studies o f  digital filter 
system s. The z-plane diagram  o f  F igure 6.12 confirm s the respective system ’s 
stability, w here all the quantised poles lie w ith in  the unit circle. B ased on the p lots o f  
F igure 6.12, the  conclusion is m ade that the cascade form  structure rem ains w ithin 
specifications and stable even w hen the HR filte r’s coefficients are quantised.
The IIR  filte r’s strength com es from  the flexibility  the feedback arrangem ent 
provides. For exam ple, IIR  filters norm ally  require  few er coefficients than  a  F IR  filter 
fo r the  sam e set o f  specifications, w hich  is w hy IIR  filters are used  w hen a  sharp cut­
o f f  o r a  h igh-throughput are the im portan t requirem ents [6-7],
T he cascade form , d isp layed  in  F igure 6.13, is a biquadratic  structure w ith  second 
order build ing blocks. This structure has becom e very  popular and is used 
predom inately  fo r practical h igh-order transfer functions. F igure 6.13 is a  m ore
detailed  version  o f  F igure 6 .8(b).
C onversion  from  the d irect form  to  a  cascade structure involves factorising the 
polynom ials such that the  product o f  the  individual transfer functions in  Figure 6 .8(b) 
is equal to  the single transfer function  in F igure 6 .8(a). In  M atlab  the desired
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biquadratic sections are contained w ith in  a  m atrix , w here each row  (k) contains the 
num erator and denom inator coefficients b,k and  aik o f  the SOS o f  H(z):
(6.5)
The function that im plem ents the SOS cascade HR filter is nam ed iir_cas5() , and is 
show n in F igure 6.14. This function is designed  for 5 coefficients per biquadratic 
section. The a lgorithm ’s form at allow s int data type coefficients to  be im plem ented 
unlike the F IR  filter. T his m odification  ensures that saved coefficients, w ith  an 
absolute value greater than  1 , are not a  source o f  error w hen applied.
Function : 
Description :
Inputs :
Outputs : 
Returns :
nr_cas5()
Second Order Section cascade H R  filter, 5 coefficients per biquadratic section, 
each coefficient in Q.16 format, 16 magnitude bits and 1 sign bit, total of 17 bits.
input.
c
d
n
shi ft
temp
input sample to the filter 
coefficients of the total cascade configuration 
delay states of the total cascade configuration 
number of the second order sections
defined by the Q.N format (minus 1), shift the product right by 15 bits 
filtered sample
int iir_cas5(int input, int int »d, int shift, int n){
int kO; 
int temp; 
int i;
temp = input;
for (i=D; i<n; i++){
kO = temp - ((c[5*i+l]»d[2*i+l])>>shift) - ((c[5*i+0]»d[2»i+0])>>shift);
temp = ((c[5*i+4]*d[2*i+l])>>shift)+((c[5*i+3]*d[2*i+0])>>shift)+((c[5»i+2]*kQ)>>shift);
d[2*i+l] =■ d[2»i+0]; 
d[2*i+0] - kO;
}
return temp;
} /* end iir_cas5 */
Figure 6.14: C code function used to implement an IIR filter
E ach input sam ple is considered in sequence, as the  m ost recent sam ple is reassigned 
the local variable temp. To avoid  overflow  a  suitable shift is perform ed after each 
m ultip lication . Each sam ple is filtered  and then returned to  the  m ain  program m e, 
w hich  calls this filter function, w hile  previous delay line sam ples are shifted 
appropriately . The IIR  filte r based C program m e is sim ilar to  the one developed to 
im plem ent the  F IR  filter, w ith  in itialisation, m em ory allocation and global variables 
being  the principal differences. T he full IIR  filter based program m e 
(data in j i r +  pcb. c) can  be seen in  the A ppendix  Section A .4.4, w ith  corresponding
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cascade fo rm  IIR  filte r coefficients (iir_cas5_stage4Jc2megJs25msps.c) listed  in 
A ppendix  Section A .4.5.
6.3 Spectral Analysis FFT Implementation
A n im portant application o f  the FFT  is for spectral analysis. The m ethod  used  to 
im plem ent a  FFT  function  w as the decim al in  frequency  (D IF) technique. The process 
o f  div iding the  frequency com ponents in to  even  and odd  parts gives th is algorithm  its 
nam e, D IF. M ore specifically , a 512-point com plex  rad ix-2  FFT  algorithm , radix_2()  
is called. For the  im plem entation  o f  the rad ix-2  algorithm  the w eighting  factor 
(conventionally  referred  to  as ‘tw iddle facto rs’) m ust be g iven as inputs. These factors 
are generated w ith  M atlab  and  are saved in  Q .15 form at, in  a  header file.
Function : 
Description i 
Inputs :
Outputs: 
Returns:
radix_2()
Radix-2 FFT implementation 
n = number of points in the FFT
x = array with complex samples
w = array with twiddle factors
x = array with the FFT complex samples
None
void radix_2(short *x, short n, short *w) 
{
short nl,n2,ie,ia,i,j,k,l; 
short xt,yt,c,s;
1; k = (k »  1) ) {
n2 ■ n; 
ie = 1; 
for (k=n; k > 
ni = n2; 
n2 = n2>>l; 
ia s D;
for (j=0; j < n2; j++) { 
c = w[2*ia]; 
s = w[2*ia+l]; 
ia = ia + ie; 
for (i=j;
1 = i + 
xt
x[2*i] 
yt
x[2*i+l] 
x [2*1]
}
x[2*1+1]
l < n; i += nl) { 
n 2;
= x [2*1] - x[2*i];
= x [2*i] + x[2*1];
- x [2*1+1] - x[2*i+l] ;
= x[2*i+l] + x [2*1+1]; 
= (c*xt + s*yt)>>15;
= (c*yt - s*xt)>>15;
}ie ie<<l;
}
return;
} /* end radix_2 «/
Figure 6.15: C code function used to implement a radix-2 FFT
Figure 6.15 show s the  C function, w h ich  a  m ain  program m e calls, to  determ ine the 
spectrum  response o f  a  signal. W hen called, th is  radix 2 ( )  function  calculates the
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FFT o f  its input buffer x  that contains com plex-valued tim e-dom ain  sam ples. The 
param eter n contains the num ber o f  data values in  x. O verw riting  the input buffer x 
returns the  com plex-valued  output spectrum , to  produce X [k]=D FT{x[n]}.
C om bining this FFT function w ith a  d igital filter based program m e adds another 
d im ension  to  the signal p rocessing  system . Therefore, w ith  the addition o f  this 
function, a system  is capable o f  analysing  the  spectrum  o f  an input signal in real-tim e.
6.4 Visual Analysis and Design Verification
C ode C om poser Studio (CCS) allow s a  user to create and test real-tim e signal 
processing  program m es through a  PC , w hile providing an  in terface link  w ith an 
em bedded D SP system . A  prim ary  function  o f  any D SP system  is to  extract 
in form ation  from  a  signal after the quality  o f  the  original, possib ly  noisy, signal has 
been  im proved typically  by  digital filtering. The perform ance o f  these im plem ented 
filters have been  verified in  the CCS application. To com plem ent the visual and data 
analysis facilities, w hich  the CCS provides, pow erful M atlab analysis based 
p rogram m es w ere also developed.
6.4.1 Real-Time C C S  Application
B oth  F IR  and HR digital filters that pass signals in  the  M H z range w ere specified, 
realised  and analysed in  M atlab. A n  application  that provides a  suitable platform  to 
verify  the  perform ance o f  these  im plem ented  filter functions w ith  actual test signals is 
the CCS. In  th is code intensive environm ent, C com puter language program m es w ere 
developed that incorporated  transfer control, d igital filtering, FFT, further signal 
processing  and p resen tation  functions together. B y com bining the processing pow er 
o f  these  program m es, w ith  the  h igh-speed  adaptable instrum entation  o f  the daughter­
board, a  m ulti-functional data  acquisition  system  w as established.
In the  CC S, a  u ser creates a  p ro jec t and adds the necessary  program m e files. The 
p ro ject is then  com piled  as the files are linked. A n executable file is generated and
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dow nloaded to  the processor and then  run. For the prim arily  F IR  based 
project/program m e, docum ented in  the appendices, live  (source code and support) 
files w ere com piled:
data_in_fir+_pcb.c
fir_coeffv45_q 15_fc2m eg_fs25m sps.c
csl6711.1ib
rts6701.1ib
c6711dsk.cm d
C language source code file listing the 
program m e to service the EM IF (under 
the  control o f  the ED M A ) and digitally 
filter and analyse the received data (in 
Section A .4.1)
C language source code file listing  the 
F IR  filter coefficients (in  Section A .4.2) 
C hip  support library  file o f  the target D SP 
R un  tim e library  file  o f  the target D SP 
C om m and linker file (in  Section A .4.3)
Graph Property Dialogue
Display Type Single Time
Graph Title Graphical Display
Start Address 0x00005E00
Acquisition Buffer Size 2048
Index Increment 2
Display Data Size 1000
DSP Data Type 16-bit signed integer
Q-value 0
Sampling Rate (Hz) 25000000
Plot Data From Left to Right
Left-shifted Data Display Yes
Autoscale Off
DCValue 0
Maximum Y-value 120
Axes Display □n
Time Display Unit us
Status Bar Display On
Magnitude Display Scale Linear
Data Plot Style Line
Grid Style Full Grid
Cursor Mode Data Cursor
OK I £ancel | Help |
Figure 6.16: CCS’s graph property dialogue box
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A  sim ilar lis t exists fo r the  H R based  pro ject. V iew ing the perform ance o f  either o f  
these filtering program m es/functions is m ade possib le by the  C C S ’s graphical 
w indow . This w indow  provides a  varie ty  o f  m ethods to graph data processed  by  a 
program m e. For instance, F igure 6.17 illustrates the F IR  low -pass f ilte r’s ability  to 
m inim ise no ise  from  a  w anted  signal p lo tted  against tim e. This graphical w indow  can 
be configured after choosing V iew ->  G raph-> T im e/Frequency in  sequence from  the 
M enu Bar. In  the  G raph Property D ialogue B ox  that appears, the  Start Address, 
A cquisition  B uffer Size, Index  Increm ent, D isplay D ata  Size, D SP D ata  Type are the 
m ost im portan t properties requiring  change to  the values show n in  F igure  6.16.
Figure 6.17: (a) Unfiltered and (b) filtered 100kHz frequency, 200mVp-p 
(approximately) input test signal
A fter the  h igh  frequency d isto rtion  has been  rem oved, im portant input signal 
p roperties are  m ore accurately  analysed. The signal analysis functions can be 
configured to  m easure a  range o f  app lication  dependent dc and/or ac properties. B y
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using the  standard  output (stdout) w indow  feature these results are num erically  
displayed. F igure 6.18 indicates the frequency  and am plitude results o f  the filtered 
signal in F igure 6.17(b), as the freq_anal()  and vo lta n a l( )  respective functions are 
called  by the (data in Jir+ _pcb.c) m ain  program m e. The input channel num ber (w ith 
associated  gain) and units o f  each property  are also presented.
Ch#2(x5) Signal Results
Frequency(kHz):
1 0 0 . 0 0  
V p - p ( m V ) :
198
Figure 6.18: Numerical data displayed through the standard output window
Frequency (kHz)
Figure 6.19: C C S  power spectrum plot of a square waveform with a 
fundamental frequency of 100kHz
C hanging  the D isplay Type to  FFT  M agnitude in  the  Graph Property  D ialogue box 
causes a  pow er spectrum  p lo t to be displayed. For exam ple, in  F igure 6.19 the 
separate com ponents o f  an  input square w aveform  are shown. A s expected the Fourier 
series frequency com ponents o f  a  square w aveform  m atch the peak  values show n in 
th is plot. H ow ever, the corresponding pow er m agnitude values are dependent on  the 
FFT options selected. In  particular, ad justing  the FFT order and W indow ing function
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(Rectangular, H am m ing, etc.) properties cause the conversion factor from  pow er 
m agnitude to a  corresponding  voltage level tha t are d ifficult to  determ ine sim ply from  
the plot.
B y im plem enting the user defined FFT  a lgorithm  discussed in  Section 6.3 alternative 
am plitude versus frequency p lo ts are available, as the C C S ’s FFT option  is avoided. 
F urther im provem ent to  the spectrum  and data analysis results are possib le by 
transferring the  record ing  data  into a  M atlab readab le  .dal form at file.
6.4.2 Advanced Matlab Software Tools
To transfer da ta  from  the  C C S ’s real-tim e environm ent to  M atlab ’s im proved 
presentation and  detailed  data  analysis environm ent, the fo llow  steps are required:
Select F ile -> D a ta -> S av e ... from  the C C S ’s M enu bar 
- In  the S tore D ata  dialogue box, w hich  appears, en ter an appropriate filenam e and 
save the file type as H ex (*.dat) and then  click  Save
In  the n ex t Storing M em ory in to  F ile d ialogue box, enter the  starting m em ory 
address o f  the variab le(s) to  be converted  fo llow ed by  i t’s length  in  the 
appropriate hexadecim al form at and finally  c lick  OK.
O nce in  M atlab , each  vecto r variable is converted  to  a  decim al form  using  the 
hex2dec()  function  and then  loaded into the w orkspace. For com parison purposes, a 
related  w aveform  to  the one sam pled is easily  superim posed, into any plot, w hile 
M atlab ’s f f t ( )  function  resu lts  are also p resen ted  in  Figure 6.20(b) fo r the sam pled 
and ideally  generated  signals. Sim ultaneously, the w aveform ’s frequency com ponents 
are calculated  and  tabu lated  in  the w orkspace as Table 6.1 indicates.
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(a) Generated f t  Sampled Signal Waveforms
! . ] i 1 ■i.-------- -----  generated signal
tiamplod signal
j  j \
i --------------
/
Î ]
J
*
! 1 ! 1 1 1 _ L  1
0  2  4 6  6  10 12 14 16 18 2 0
Tim e (us)
(b) G en e ra ted  & S a m p le d  S p e c lru m  R e s p o n s e s
Figure 6.20: (a) Time and (b) frequency domain plots of Matlab generated and 
input sampled signals
Frequency
Components
(kHz)
Amplitude (mV)
Expected
(Generated)
Value
Actual
Sampled
Value
1 0 0 .0 0 0 0
3 0 0 .0 0 0 0
5 0 0 .0 0 0 0
7 0 0 .0 0 0 0
127 .3245  
4 2 .4429  
2 5 .4673  
18 .1927
122 .7463
37 .0143
18 .8993
10 .6895
Table 6.1: Fourier analysis results of generated and sampled square waveforms
O ther periodic  and non-period ic  w aveform s, w ith  m ultip le frequency com ponents, are 
handled equally  w ell by  the sam e program m e, to  determ ine the  frequency com ponents 
o f  the square w aveform s, in  Figure 6.20. The Fourier series equation that relates to 
th is square shaped w aveform  is:
f(t)= ^  — sin(2-7t-n-vi-t)
n  1 ( o d d )
( 6 . 6 )
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W here A is the am plitude o f  the  resultant w aveform  (lOOmV), v/ is the fundam ental 
frequency (100kH z) and only odd harm onics (odd m ultip les o f  the fundam ental 
frequency) are required . W hen the generated  square w aveform ’s frequency 
com ponents are decom posed, the am plitude values equal the calculated  values 
associated  w ith  Equation 6 .6 . H ow ever, due to  sam pled  signal length  being  truncated 
and w ith spectral leakage effects being observed across neighbouring discrete 
frequencies, the am plitude o f  it’s fundam ental frequency  and odd harm onics are 
slightly  less than  their expected  levels.
This additional M atlab analysis option provides a  quick and easy m ethod o f  testing 
the system 's perform ance, as evasive m easures such as zero padding or adjusting the 
frequency resolution to  com pensate for a  truncated  signal are possib ly  deem ed 
necessary. A ny data  stored by  the D SP can be transferred  into M atlab, w hich  is 
particularly  useful w hen  com paring transm itted  digital signals (converted  into 
analogue form  by the  D A C ) to data received  through the A D C , as diagnostic 
functionality  is added to the data  acquisition  (data  generation) system . The phase 
delay, associated  w ith  the daughter-board’s instrum entation  and m em ory interface, 
can also be determ ined through  th is procedure.
6.4.3 Phase and Diagnostic Functionality
Ch#2(x5) Signal Results
Frequency(kHz):
1 0 0 . 0 0
Phase Delay(ns):
00
V p - p ( m V ) :
200
Figure 6.21: Numerical data returned by diagnostic programme displayed 
through the standard output window
T hrough the  daughter-board’s DAC, high-speed  generated  signals are transm itted. 
Such signals can be used  to  control an actuator, o r i f  applied  to an input channel, can 
identify  the phase delay  associated  w ith  the system ’s instrum entation. Thus, the phase
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analysis pro ject/program m e data out in_phase+_pcb.pjt/.c w as developed. The 
results o f  the program m e (Figure 6.21) guarantee a  zero phase delay w hen an input 
signal o f  100kHz is applied.
channel no.2
This type o f  phase analysis can  be expanded to  m easure the  phase d ifference betw een 
tw o independent input signals and displayed instantly  in  real-tim e. The nam e 
designated to  th is p ro ject/program m e is datain_phase+_pcb.pjt/.c. The type o f  v isual 
and num erical results, retu rned  by  th is program m e, are p resen ted  in  F igures 6.22 and 
6.23 respectively. The tim e-lag  (At) betw een  the tw o signals is indicated in  Figure 
6.22, w hile i t ’s corresponding  phase value is calculated  from  E quation  4.2 and listed  
in  F igure 6.23. A  negative  phase relates to  the  fac t tha t channel n o .2 ’s inpu t signal 
lags behind  the input signal o f  channel n o .l .  The source code o f  these tw o phase
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analysis program m es are docum ented in A ppendix  Sections A .4.6 and A .4.7 
respectively.
Ch#l-Frequency(k H z):
1 0 0 . 0 0
Ch#2-Frequency(k H z):
1 0 0 . 0 0
Ch#l-Vp-p(mV):
20
Ch#2-Vp-p(mV):
203
Phase Diff.(deg.):
-79.20
Figure 6.23: Numerical data including phase difference displayed through the 
standard output window
6.5 Summary
T he developed prin ted  c ircu it daughter-board  and in terfaced D SP are fu lly  supported 
by high-level C com puter-language program m es. The system ’s ability to  handle a 
range o f  d ifferent signals is achieved th rough  these program m es, as the signal gain 
level and data  transfer rate  properties are controlled  by software. A dvanced 
program m er-defined  signal processing  algorithm s are also im plem ented, in  softw are, 
alongside real-tim e signal analysis functions. B ecause o f  these code intensive 
program m es an  enhanced  high-perform ance data  acquisition  (and data generation) 
system  w as realised.
Specifically, the  D S P ’s E M IF  control registers are optim ally  configured for h igh­
speed data transfer rates, w hile  the ED M A  contro ller services all incom ing and 
outgoing data stream s to /from  internal m em ory. The m axim um  theoretical transfer 
rate  for the TM S320C 6711 D SK  m other-board  is 50M SPS; how ever due to  tim ing 
delays associated w ith  the in terface reliable high rates o f  25/33M SPS are possible.
D igital filtering and FFT  functions w ere used to im prove the analytical ability  o f  the 
system . For applications w here little or no phase d istortion  is desired and i f  the 
num ber o f  filter coefficients needed  are not too large, a  F IR  is recom m ended. I f  high- 
th roughput and sharp cu t-o ff  filtering are im portan t an  HR should be used. To
133
im plem ent an  HR designed  filter, the cascade form  structure w as em ployed. This is 
because it leads to  a sim ple filtering  algorithm  and its form  is the  least sensitive to  the 
effects o f  im plem enting a  filte r u sing  a  finite num ber o f  bits. The D S P ’s architecture 
is tailo red  to  provide exceptionally  fast m athem atical com putations required  by  these 
functions as m assive am ounts o f  data  are gathered and analysed in  real-tim e.
G raphical and num erical da ta  are easily  v iew ed in  the T I CCS environm ent, w hile 
further analysis is possib le as a  m ethod o f  loading stored  data  into M atlab w as 
developed. Typical signal p roperties tha t are calculated  and  then  displayed include 
m agnitude, frequency and phase results, w hile m ultip le w aveform s can be presented  
sim ultaneously. Therefore, w hen  com bined, these tw o com patib le program m able 
applications extend and enhance the resulting  system ’s signal processing and analysis 
capabilities. For diagnostic  purposes, tes t signals can be generated  through  the  D A C  
and  returned  as an  input signal, w h ich  is then  analysed, to  give a  m easure o f  the 
system ’s perform ance. W hen  applied  to  an  input channel, the  synthesised signals can  
instan taneously  iden tify  the range and phase properties associated  w ith  the system ’s 
instrum entation. The D A C ’s transm itted  signals can also be  used  to control an  
actuator i f  deem ed necessary.
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7.1 Discussion of Results
7.2 Overall Summary
7.3 Concluding Remarks
Project Review
The in itial paragraph o f  the  first chapter com pares, in  term s o f  adaptability  and m ulti­
functionality , the characteristics o f  a  signal conditioning elem ent to  those o f  a  body’s 
nervous system . D uring the course o f  th is project, th is analogy becam e m ore apt as 
the  h igh-perform ance signal condition ing  elem ents w ere designed  to  interface w ith  a 
pow erfu l D SP to form  a  versatile  da ta  acquisition  system .
The front-end analogue p recondition ing  m odule has the ability  to  receive a range o f  
signals from  various transducers o f  d ifferent shapes and sizes (illustrated  in  Figure 1.1 
in  C hapter 1). This m odule  and the  connected data  converter elem ents are 
im plem ented on  a  reproducib le  PC B . A  cost-effective system  w as established through 
a  thorough  selection process. P recision, speed and environm ental tests on the critical 
com ponents and circuits tha t w ere considered for im plem entation  w ere system atically  
carried  out.
The softw are support p rov ided  by  the  in terfaced D SP has the  ability  to  configure the 
instrum enta tion’s gain  and  sam pling properties, w hile advanced real-tim e analysis, 
filtering  and p resentation  functions are u tilised  to  m atch  a  particu lar application.
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7.1 Discussion of Results
H igh-perform ance standards w ere set and achieved fo r the front-end com posite 
am plifier m odule. Specific param eters include:
w ide operating frequency range from  dc to  30M H z (high frequency band lim it) 
h igh  to low  gain /attenuation  level flexibility  
overall am plifier V os o f  <  ±0. lm V  
typical IB o f  <  ±2pA
neglig ible drift in  set gain level over a  tem perature gradient o f  0-40°C
A n am plifier m odule that m ain tains these param eters can service a  w ide spectrum  o f  
transducers from  low -speed therm oelectric  to  h igh-frequency  electrom agnetic 
devices. V arious low -level voltage signals received by the am plifier are am plified 
w ithout d istortion, as one o f  the possib le  gain/attenuation levels (±500, 50, 5 and 
0 .5V /V ) is selected, to  a level that com plem ents a typical A D C ’s input voltage range. 
A  short list o f  suitable op-am ps w ere found from  selection guides and data sheets, 
w h ile softw are m odelling and  physical tests determ ined the  type  o f  am plifier circuit 
design to  be im plem ented on a pro to type PCB. The resu lt o f  these investigations 
established the com posite  am plifier design  as a  flexible arrangem ent that w ould 
p reserve the h igh-perform ance standards. P recision  V FA  and h igh-speed  CFA  parts 
w ere com bined  to form  m ultip le  op-am p stage com posite system s. W here appropriate, 
d iode protection and feedback  capacitor com pensation com ponents w ere also 
incorporated.
A  com patib le, easy-to-im plem ent and cost effective data converter m odule w as also 
im plem ented  and tested. The selected  A D C  has a  h igh sam ple rate  o f  40M SPS and a 
reso lu tion  o f  10-bits. A  com bined  offset voltage in  the order o f  10s o f  m V  was 
calculated  fo r the d ifference am plifier and A D C  devices. To com pensate fo r this 
offset, caused by  the instrum entation, a calibration softw are program m e was 
developed. W hen a M H z range signal w as applied, a  significant phase delay o f  
approxim ately  -50° w as in troduced  by the  instrum entation. A ny delay could be an 
issue fo r a  phase-based m easurem ent system .
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The low -cost and pow erful TM S320C 6711 D S K  w as selected to  perform  real-tim e 
signal processing. This p latform  features a  150M Hz DSP capable o f  executing 
9OOMFLOPS w ith  64-kbytes o f  internal m em ory and 4-M bytes o f  SD RA M . A  32-bit 
external m em ory interface facility  for peripheral data transfer and a  parallel port 
connector for a  PC  are also available. Through the peripheral, g lueless interface a 
p rin ted  circuit daughter-board  w as connected. The resulting  daughter-board  contained 
the am plifier and data converter m odules, w hile  the D SP m other-board’s pow er and 
control lines w ere u tilised  by  the connected  daughter-board. A  tigh t overall layout 
ensured the daughter-board’s surface d im ensions w ere lim ited to  14 x 9.5cm , while 
sensitive p ins w ere isolated to  prevent in terference from  surrounding pervasive signal 
sources.
T heoretically  the D S P ’s EM IF and E D M A  can be configured fo r an  optim um  transfer 
data  rate o f  50M SPS. H ow ever, due to tim ing  delays associated  w ith  the interface, 
practical high rates o f  25/33M SPS are achieved. This loss in  perform ance can be 
overcom e w ith  a faster processor system .
D igital filtering and FFT  algorithm s form ed central functions o f  various D SP code 
intensive program m es. These functions w ere incorporated  to  enhance the analysis 
ab ility  o f  the real-tim e data  acquisition  system . For exam ple, digital filters have the 
ab ility  to  im prove the quality  o f  a desired signal th rough no ise  reduction. B oth  FIR  
and IIR  filter types w ere designed, analysed and im plem ented. D irect, parallel and 
cascade form  IIR  filter structures w ere investigated  for coefficien t quantisation 
effects. A  spectrum  response o f  these three filters indicated  the cascade form  to be the 
least sensitive structure for im plem enting  a  filte r’s coefficients w ith  a finite num ber o f  
bits. The perform ances o f  the im plem ented  F IR  and IIR  filtering  algorithm s were 
found to  be h ighly  satisfactory  in  rem oving  noise from  signals o f  interest. How ever, 
F IR  filters require m ore coefficients for sharp cu t-o ff filters than  IIR. Thus, for a 
g iven  am plitude response specification, m ore processing tim e and storage is required 
for a  F IR  im plem entation. T herefore for real-tim e h igh-throughput application 
requirem ents, IIR  filters should  be used. W hereas i f  the num ber o f  filter coefficients is 
no t too  large and, in  particu lar, i f  little  or no phase distortion is desired a F IR  filter is 
the m ore ideal option.
t
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System  diagnostic  checks w ere perfo rm ed  by  applied  in ternally  synthesised signals to 
each input channel. V oltage range lim its w ere instantly  confirm ed. A  zero phase delay 
w as determ ined  w hen a  100kH z sinusoidal reference signal w as applied.
7.2 Overall Summary
To form  a  versatile  h igh-perform ance data  acquisition  system , h igh-speed  analogue 
conditioning and pow erful p rocessing  elem ents are com bined. Single and dual input 
channel operation  is possible. Input voltage ranges and sam pling rates are adjustable 
under softw are control. B i-directional capability  adds diagnostic functionality  to  the 
system . To a llow  access to  a  range o f  TI D SP m other-boards, the prin ted  circuit 
daughter-board’s in terface is com pletely  detachable. A  m in im ised  num ber o f  
im plem ented com ponents ensured tha t the  system  rem ained cost-effective. D igital 
filtering, data  analysis and p resentation  algorithm s form  code in tensive application 
supported program m es.
7.3 Concluding Remarks
The investigated  gain  selection  system  containing relays w as unsuitab le  fo r a  low  cost 
com pact design. Therefore, an  alternative, m ore practical, tw o-inpu t channel 
selectable system  w ithou t sw itching com ponents w as im plem ented. To pow er the 
pro to type daughter-board , using  the least num ber o f  resources, a dual pow er supply is 
connected to  the  J 8 ju n c tio n  on  the  D S K  (D igital Signal P rocessing  K it) m other­
board. H ere the  +15V  and - 5 V  lines are found, w hile  the standard +5V  line can be 
applied  to  e ither th is o r the  D S K ’s J4  junction , bu t never to  bo th  a t the  sam e tim e.
The prin ted  circuit daughter-board  is estim ated  to  cost under €100  to  im plem ent, this 
is the p rim ary  com ponent cost apart from  the D SP chip. This am ount is considerably 
less th an  o ther low er specification  daughter-boards com m ercially  available. For 
exam ple, the  A TD SK 1118 daughter-board  from  A TE C om m unications costs £300 
sterling. Therefore, the  conclusion  can be draw n that the data  acquisition  system ,
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which has been presented, is clearly cost effective while also having high- 
performance and versatility.
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A.1 PIC-jiC Implemented Calibration Programme 
A.1.1 cal_prog.c 
A.2 Prototype PCB Schematic Diagrams 
A.3 List of Prototype PCB Components 
A.4 DSP Implemented Programmes
A.4.1 d a ta in f ir+ p c b .c
A.4.2 fircoeffv45_ql5_fc2mcg_fs25msps.c
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A.4.4 data_in_iir+_pcb.c
A.4.5 iir_cas5_stage4_fc2meg_fs25msps.c
A.4.6 data_out_in_phase+_pcb.c
A.4,7 data_injphase+_pcb.c
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A .1 .1  ca l_prog .c
A. I PIC-fiC Implemented Calibration Programme
Filename: cal_prog.c
Description: This programme initially performs a basic calibration routine, which will correct offset and/or
sensitivity errors that are associated with the analogue preconditioning amplifiers, level- 
shifter and ADC devices. The code was tested on a PIC's ADC. The calibration method employs a 
linear regression process where a point at the start of the input range of operation (OV) is 
applied and it's corresponding digital value is recorded to complete the first step of the 
calibration process. The second recorded point of interest is measured near the end of the input 
range (5V) . Therefore only two measurement steps are needed to automatically correct the devices 
offset and/or sensitivity errors present. The subsequent input voltage signals applied are 
analysed as their peak to peak (p-p) & mean properties are calculated and displayed with a LCD.
PORTB bits 0-3 are connected to the LCD data bits D4-D7 (pins 11-14:high nibble)
PORTD bit 5 is connected to the LCD RS input (register select)
PORTD bit 6 is connected to the LCD EN bit (enable)
/*
Include files, symbolic constants and global data variables defined 
*/
#include "c:\ht-pic\include\picl687x.h”
#include "c:\ht-pic\samples\delay.c"
static bit LCD_RS @ ((unsigned)&PORTD*8+5); // Register select
static bit LCD_EN @ ((unsigned)&PORTD*8+6); // Enable
#define LCD_STROBE ((LCD_EN=1),(LCD_EN=1),(LCD_EN=1),(LCD_EN=1),(LCD_EN=0),(LCD_EN=0),(LCD_EN=0), (LCD_EN=0))
bankl unsigned int Dig temp,y[2]; // Global variables moved into bank 1 of the RAM, since
bankl double m,m_new,c,c_new,Mea_volt,ptmp2; // bank 0 is close to capacity
bankl float p_to_p;
Function: init^ioports()
Description: The following code initialises the I/O Ports as inputs or outputs.
*/
void init_ioports (void) {
PORTA = 0x00; // PORTA pins initially = 00 0000b (all pins set low)
PORTB = OxFO; // PORTB pins initially = 1111 0000b (RB0--RB3 set low, RB4-RB7 set high)
PORTC = 0x30; // PORTC pins initially = 0011 0000b (RC4 & RC5 pins set high to test PIC
PORTD = 0x00; // PORTD pins initially = 0000 0000b (all pins set low)
TRISA = 0x3F; // PORTA set as INPUTS
TRISB = 0x00; // PORTB set as OUTPUTS
TRISC = 0x00; // PORTC set as OUTPUTS
TRISD = 0x00; // PORTD set as OUTPUTS
1
/*
Function: configO
Description: This function configures the ADC converter set-up.
*/
void config (void) (
ADCON1 = 0x08;
ADCONO = 0x41;
// 6 analogue pins set but only AN0/RA0 (1 pin) used 
// RA3 -- Vref+, RA2 = Vref-
// Left justified A-D result format selected
// 6 least significant bits of ADRESL are read as 'O'
// Fosc/8 is the A-D conversion clock selected 
// RA0/AN0, analogue channel 0 selected
// A-D conversion not in progress, converter module is on
/*
Function: lcd_write()
Description: Writes bytes to the LCD in 4-bit mode.
*/
void led write(unsigned char c) {
PORTB = (PORTB & OxFO) | (c »  4); 
LCD_STROBE;
PORTB = (PORTB & OxFO) | (c & OxOF); 
LCD_STROBE;
DelayUs(00);
I
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/*
Function : lcd_c.l ear ( )
Description: Clear and homo the LCD.
•/
void lcd_clear(void) (
LCD RS « 0;
lcd wri t e (0x1);
DelayM3(4);
)
/ *
Function: lcd_puts()
Description: Write a 3trlng of chars to the LCD.
•/
void lcd_puts(const char • s) (
L C D R S  «= 1; // write characters
while(*8)
led wrlte(*o++);
»
/*
Function: led_goto()
Description: Go to the specified position.
•/
void lcd__goto (unsigned char pos) (
LCD_RS - 0/
led write(0x80+pos);
)
/*
Function: lcd_init()
Description: Initialise the LCD - put into 4-bit mode.
•/
void lcd__lnit (void) |
L C D R S  = 0; 
DelayMs (15) ;
PORTB - 0x3;
LCD STROBE; 
DelayMs(S); 
LCD^STROBE; 
DelayUs(100); 
LCO_Sl'ROBE; 
DelayMs(S);
PORTB = 0x2; 
LCDSTROBE; 
Deiaylis(40) ; 
lcd_writo(0x28); 
led wr i t e (0x08); 
lcdwrite(OxOF) ; 
led write(0x06);
I
/*
Function: adc_read_dc()
Description: The following function takes a digital representation of an input analogue dc signal and converts
it into an appropriate mean voltage value.
•/
void adc_read_dc(void) I 
int i;
float s u m D i g  temp, mean; 
(or(i=l;i<=I00;++i) (
DelayUs(20);
ADGO “ 1; 
while(ADGO)
continue;
Dlg_temp - ADRESH;
Dig_temp » Dig_tomp «  8; 
Dlg_temp Dig_temp * ADRESL; 
Dig^terop ■ Dig temp »  6; 
sum Dig temp * • Dig_temp; 
DelayUs724);
)
mean = sum_Dig_temp/100;
M e a v o l t  ■ (moan-c new)/nnew;
I
// Required acquisition time for the ADC to meet its specified 
// accuracy ADCONO bit set
// wait for conversion to complete
// Reading the A-D result register into variables« needing to be 
// manipulated
// Before acquisition can begin again & after conversion has completed, a 
// 2.0*T{AD) delay Is required, 8*Tose = T(AD), therefore 2*T(AD) - 4us. 
// But per 10-bit conversion 12*T(AD) is the required min.
// write control byto3 
// power on delay 
// attention!
// set -1 bit mode
// 4 bit mode# 1/16 duty, 5x8 font 
I t  display off
// display on, blink cursor on 
// entry mode
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Function: adc_read_ac()
Description* The following function determines the peak to peak(p-p) voltage of an input ac signal*
void adc^read^acfvoid) { 
int i;
unsigned int min, max. Dig tempi;
DelayUs(80); // Required acquisition time for the ADC to meet its specified
ADGO =1; // accuracy, ADCONO bit set
while(ADGO)
continue; // wait for conversion to complete
Dig_templ = ADRESH; // Reading the A-D result register into variables, needing to be
Dig_templ = Dig_templ « 8 ;  // manipulated
Dig_templ = Dig_templ + ADRESL;
Dig_templ = Dig_templ »  6; 
max = Dig_jtempl; 
min = Dig_templ;
DelayUs(60);
for(i=l;i<=100;++i) {
DelayUs(80);
ADGO = 1; 
while(ADGO) 
continue;
Dig_templ = ADRESH;
Dig_templ = Dig_templ «  8;
Dig_templ - Dig_templ + ADRESL;
Dig_templ — Dig_templ »  6; 
if (Dig_templ>max) 
max=Dig__templ ; 
if (Dig_templ<min) 
min=Dig_templ;
DelayUs(60);
i
p_to_p=(((float)(max-min))-c_new)/m_new;
Function : display_dig^_rep ( )
Description: The next function indicates to the user the digitally represented value that is used to calibrate
the device.
*/
void display_dig_rep (unsigned int Dl) {
char string [16]; // See comments of display_cal_data ( ) function below
int i=0,j; // for explanation of this functions code,
unsigned int tmp,tmpl; 
tmp = Dl;
tmpl = (tmp/lQOO); 
string[0] = tmpl + 'O'; 
for(j=l;j<=100;j*=10) [
tmp - (tmp-(tmpl*(1000/j))); 
tmpl = tmp*j/100;
±=i+l;
string[i] =tmpl + ’O’;
}
for (i=4;i<=15;++i)
stringfi] = ' 1 ; 
lcd_puts(string);
Function: displayjcal^data()
Description: The next function indicates to the user the actual calibrated data.
void display_cal_data(double ptmpl) {
char stringi16]7 
int i=0,j,k,ptmp3; 
ptmp2=ptmpl/100.0; 
ptmp3=(int)ptmp2; 
stringtO] = ptmp3 + '0'; 
for (j=l; j<=10; j*=10) {
ptmpl = (ptmpl-(ptmp3*(100.0/j))); 
ptmp2 = (ptmpl/(10.0/j)); 
ptmp3 = (int)ptmp2; 
i=i+l;
string[i] =ptmp3 + '0';
i
string[3] = 1.'; 
for (k=4;k<=6;++k) {
ptmp2 = (ptmp2 - ptmp3*1.0); 
ptmp2 = (ptmp2*10.0); 
ptmp3 = (int)ptmp2; 
string[k] = ptmp3 + '0';
}
for (k=7;k<=15;++k) 
string[k] = ' '; 
lcd_puts(string);
// For the display to represent 3 significant figures before and 3 after 
// the decimal point, the integer and real number variables are needed. 
// The present real ptmp2 value is converted to its integer 
// representation with its digits below the decimal point being removed. 
// string[0] will then represent the ASCII code for the hundreds digit 
// The first for loop is used to display the tens and ones digits 
// Within the outer most brackets the integer representation of the 
// hundreds digit is subtracted from the real value, which would result 
//in the tens value being the most significant number remaining,
// therefore dividing by 10 and then finding the integer value will give 
// the suitable tens value only, the same loop continues to find the 
// ones digit.
// The second for loop performs a similar operation on the digits below 
// the decimal point,'O' is added to each digit to give their ASCII code 
// values.
// Finally another function is needed to write the string to the display
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function: displ ay_t ewpt)
Description; This function displays the measured voltage In an appropriate format type after the calibrated
data has been performed.
void dlsplay_temp(float V) I 
char strjjsgfiei; 
int i,x; 
float teipi 
tmp - V; 
x - (int) tiop; 
string[0] -- x t 'O'; 
string(1J - * ;  
for (i=2;i<“4;++i) (
tiinp ■ (twp -  x) * 10; 
x -  ( i n t i  tmpj 
s t r i n g | i j  =» X * 'O ' f
)
fo r  ( i « 5 ; ♦♦!)
StringII] - ' '?
1cd_puts(strlug);
Function: alarm_alert £)
Description: A alann alert function is now included/ this is so that if the maximum or minimum voltage range
is reached the programmer can visually observe the desired warning.
*/
voidl aiarm_alnrt (u n iS iig n e d  int V2J I 
if(V2 > 1022)
HC5 -= 1; // if the input voltage readies i>V the red LCD will turn on
else
RC5 -  0; 
if(V2 < 1)
RG4 &  1; I t  If the input voltage reduces to OV the green LEO will switch on
e l s e
RC4 —  0;
\
Function: lin_rog()
description: Linear regression routine, used In calibration process.
void iin_reg(void) f
float x(2| - (0,51;
double sxray,sxx, sxy; 
int j, k, a»l; 
sx =» 0; 
sy - 0;
fixx - 0; 
sxy = 0;'Cor(j=0;j<=n;*+j) I 
sx >-  x I j I ; 
sy y131; 
sxx +-  x [j ) * x t j l ;  
sxy ►- x I j ) * y t j l ;
)
m (2.0 * sxy - sx * sy) / (2.0 * sxx - sx * sx);
c = (sxx * sy - sx ' sxy) / (2.0 * sxx * sx * sx);
m n e w  - (620.0/3 - m] + (620.0/3); 
c_new = ”c; 
lcd__goto(0) ;
led puts("Measured slope: ");
DelayMs(100); 
ledgoto(0x40); 
display_cal_data(m) : 
led^goto(0x48); 
led puts ("digits/V") ; 
for(k~0;k<«10;*»k)
DeloyMstlOO); 
ledjgoto CO};
ledputs("And intercept ls:"J;
DelayMs(100); 
lcd_goto(0x40); 
tUaiplay_cal_data (c); 
ledgoto(0x48); 
lcd_puts("digita "};
Cor (k*0.? k<= 10 i + k Ji 
DelayMs (100);
144
/*
Function i caI._Codo ( )
Description: Code required to step user through calibration pt'occss, with useful mesaàgos displayed.
void calcodo(void) ( 
int 1;
unsignod int Dig_tomp_iiìi t f Dig__n.uin_.Lni t tf 1J 
lcd put»("Calibraticn• " 1 ;
1Cd goto < 0x4QJ;
led j m t s  ("processa starting");
f a r  (,i-0/i<*10; ni)
DclayMa(100);
,1liTd_ciear|'ì ;
I c d g o t o Ì Q f ;
lcd_puts{"Apply 0V level H) ;
Ìcd_gotoi0x40J ;
ICd puts{"to RAO fpin2J i io w w ) ; 
foc(i-0ji<*20f++1}
DelayMs(100);
ADGO «  1; // ADCONO bit set
tthÌle(ADGO)
continue; // wsit for converaion to complete
Di g t  « ¡li piiiit ADRESIÌ; // R e a d ln g  thè A~D r e s t i i  t r e g i a  ter in Co v a r i oblòs, t i e e d ln g  to b e
D i g^t€uup_inXt - Di g_t emp_in l  t «  8,“ f f  m an i p u l a  ted,
Dlg~teflip_ÌJii t = D i g t e m p  _init  ^ADRESh;
D i g t c m p i n l t  - D i g t e m p i n i t  »  6;
Dig_nuin_init {01 « Dig^tcrop init; 
y101 « Oig_mHn_l.nlt (0J ;
Delaylls (24) j 
lcd g o t o{0) ì
Icdputs("Big rep of 0V ls“) ;
DelayMs (100)
Icd_goto(0x4G) ;
di spi a y_d i.g r op { DI g_n mn_ i n i t(0j } i 
fo r (1-0;1<«20; **1)
DelayMs(100); 
i c d g o t o ( O ) ;
lcd_puts("Finally appiy "); 
l e d g o t o (0x40) ì 
lcd_puts(M5V to RAO ");
f o r (i=0?Ì<^100;4+1J 
DelayMs(100);
ADGO = 1; 
whlle(ADGO)
continue?
D i g t e m p i n l t  - ADRESH;
Dig_Cerap init * Dlg_ten»pinit «  8;
Dig tomp^inlt - Digjfcetnplnit * ADRESl*;
D i g t c m p  Inlt Dig temp init »  6;
•Di.g__n.uiiiJtnit [1] - D i g t e m p  init;
y il] =  DI ij nijtii i  nll; 111 ;
OolayUs(24 3 ? 
icd_goto(0 ) : 
lcd_puts("Olg rep of 5V 
DelayMs(100); 
lcd_goto(0x40)?
display digrep(Dig_mim_lnlt|11); 
for (
DelayMa(lOO); 
lin r e g O  ;
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Main Programme 
*/
m a in ( )  {
int i; // main programme calls the initial set-up routines, the calibrate, measurement and
init_ioports(); // display functions,
config{) ;
DelayMs(255); 
lcd__init() ; 
lcd=clear( ) ;
DelayMs(255) ; 
cal^code();
D e la y M s (1 0 0 ) ;
for(; ;) {
adc^read -ac ( ) ; 
lcd^_goto (0) ;
led puts("P-P Voltage is: " ) ;
D e la y M s (1 0 0 ) ;  
l e d  g o t o (0x4 0 ) ;  
d i s p l a y _ t e m p ( p _ t o _ p ) ; 
lc d _ _ g o to  ( 0 x4 5 ) ; 
l c d _ p u t s ( "V p - p  " ) ;
f o r ( i = l ; i< = 5 ;+ + i)
D e la y M s (1 0 0 ) ;  
adc^ read^ dc ( ) ; 
l c d ^ g o t o  ( 0 ) ;
lcdj?uts(" M);
lcd__goto (0 x 4 0 ) ;
led puts(" " ) ;
DelayMs( 1 0 0 ); 
lcd_goto(0);
lcd_puts("Mean voltage is:");
D e la y M s (1 0 0 ) ;  
lc d ^ _ g o to  ( 0 x4 0 ) ; 
d i s p l a y _ t e m p ( M e a _ v o l t )  ; 
l e d j g o t o (0 x 4 5 ) ; 
l c d _ p u t s ( " V  " ) ;
f o r ( i = l ; i< = 5 ;+ + i)
DelayMs(100) ; 
lcd^goto(0) ;
lcd_puts(" " );
lcd_goto(0x40) ; 
lcdjputs(” 11 ) ;
a 1 a rm__a 1 ert ( Di g t emp ) ;
DelayMs (1 0 0 ) ;
/*
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A  2 Prototype PCB Schematic D iagrams 
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A.3 List o f Prototype PCB Components
Component Reference Component Type and Footprint Manufacturer Manufacturer
Number
Quantity
U 1 ,U 7 , U13 O p-A m p 
SOIC 8 p in  IC 
SO G .050/8/W G .244/L .225
Texas Instrum ents O PA 656U 3
U 2, U3, U 8 O p-A m p 
SOIC 8 p in  IC 
SO G .050/8/W G .244/L .225
N ational
Sem iconductor
CLC449A JE 3
U4, U 9 D ifference A m plifier 
SOIC 8 p in  IC 
SO G .050/8/W G .244/L .225
A nalog D evices A D 830J 2
U 5 ,U 1 0 10-bit 40M SPS A D C 
SOIC 28 p in  
SO G .050/28/W G .420/L .725
A nalog D evices A D 9050B R 2
U 6 , U l l 10-bit Bus 125M Hz Interface B uffer 
SOIC 24 p in  
SO G .050/24/W  G .420/L.625
Texas Instrum ents SN 74A BT821A 2
U 12 10-bit 125M SPS DA C 
SOIC 28 p in  
SO G .050/28/W G .420/L .725
A nalog D evices A D 9760A R 1
U14 Q uad 2-Input O R  Gate 
SO IC 14 p in  
SO G .050/14/W G .244/L .350
Fairchild 74LC X 32M 1
U15 +15V  R egulator 
3-Lead T 0 -2 2 0  
T 0220A B
N ational
Sem iconductor
LM 340T-15 1
Component Reference Component Type and Footprint Manufacturer Manufacturer
Number
Quantity
U 16 -5V R egulator 
3-Lead TO -220 
T 0220A B
N ational
Sem iconductor
LM 79M 05C T 1
X I, X3 40M H z Crystal O scillator 
SM D
SM 4X TA L (user created  footprint)
C-M AC SPXOO10054 
(IQ XO -71)
2
X 2 ,X 4 100M Hz Crystal O scillator 
SM D
SM 4XTAL (user created footprint)
C-M AC SPX 0009437
(CFPS-73)
2
J l ,  J2, J3 C onnector 
H eader Square P in  
BLK CO N . 100/V H /TM 1SQ /W . 100/3
M olex (Fam ell 143-140) 3
34, J5 Connector 
Surface M ount H eader 
SM 80H D R  (user created footprint)
Sam tec TFM -140-32-S-D -
LC
2
D 1 ,D 2 D ual RF D iode 
SOT-23 
SM /SOT23 123
A gilent Technologies H SM P-3862 
(Fam ell 994-431)
2
R in l, R in2, R p l , R5, Rfb5, 
R lo a d l, R load2, RIoad3, 
RIoad4, R load5,
Rd2, Rd5
100Q R esistor 
CRG0805 
SM /R_0805
M ulticom p 100R 1% toi. 
(Fam ell 911-732)
12
R p s l, Rps2, Rps3, Rps4, Rps5, 
R ps6 , Rps7, R ps8, Rps9, 
R pslO , R p s l l ,  R p s l2 , R p sl3 , 
R p s l4 , R p s l5 , R p s l6, 
R x l ,  Rx2, Rx3, Rx4
10Q R esistor 
CRG0805 
SM /R_0805
N eohm 10R 1% toi. 20
Component Reference Component Type and Footprint Manufacturer Manufacturer
Number
Quantity
R fb la , R fb lb lOkQ R esistor 
CRG0805 
SM /R  0805
N eohm lOk 1%  tol. 2
R2, R3 300Q  R esistor 
CRG0805 
SM /R  0805
N eohm 300R  1% tol. 2
Rfb2a, R fb3a 330Í2 R esistor 
CRG0805 
SM /R  0805
N eohm 330R  1% tol. 2
R fb2b, Rfb3b 27Q  R esistor 
CRG0805 
SM /R  0805
N eohm 27R  1% tol. 2
Rfb2c, Rfb3c 18Q R esistor 
CRG0805 
SM /R  0805
N eohm 18R 1% tol. 2
Rp2 82D R esistor 
CRG0805 
SM /R  0805
N eohm 82R 1% tol. 1
Rfb4a, R fb4b l k d  R esistor 
CRG0805 
SM /R  0805
N eohm lk  1%  tol. 2
Rd3. R d6 3.9kf2 R esistor 
CRG0805 
SM /R  0805
N eohm 3k9 1% tol. 2
Rd4, Rd7 200Í2 R esistor 
CRG0805 
SM /R  0805
N eohm 200R  1% tol. 2
Component Reference Component Type and Footprint Manufacturer Manufacturer
Number
Quantity
Rdal 1.8kQ Resistor 
CRG0805 
SM/R 0805
Neohm lk8 1% tol. 1
C sl, Cs3, Cs5, Cs7, Cs9, C s ll , 
Csl3, Csl5, C sl7, Csl9, Cs21, 
Cs23, Cs25,
Cs26, Cs27, Cs29, Cs31,Cs33, 
C I, C2, C3, C4, C5, C6, C7, 
C xl, Cx3, Cx5, Cx7, 
Cps2, Cps5, Cps7, CpslO, 
Cadi, Cad2, Cad3, Cad4
0.1 uF (1 OOnF) Capacitor 
0805 
SM/C_0805
Vishay Vitnamon 100nF± 10% 37
Cs2, Cs4, Cs6, Cs8, CslO, 
Csl2, Csl4, Csl6, Csl8, Cs20, 
Cs22, Cs24, Cs28, Cs30, Cs32, 
Cs34, Cps8, C psll
luF Capacitor 
1206 
SM/C_1206
AVX luF, 16V 
TAJA105K016R 
(Famell 498-701)
18
Cx2, Cx4, Cx6, Cx8 15pF Capacitor 
0805 
SM/C 0805
Vishay Vitnamon 15pF ± 5% 4
C dl, Cd2, Cad5, Cad6 18pF Capacitor 
0805 
SM/C 0805
Vishay Vitnamon 18pF ± 5% 4
C psl, Cps4 220nF (0.22uF) Capacitor 
1206 
SM/C 1206
Vishay
Vitnamon
220nF± 10% 2
Cps3, Cps6, Cps9, C psl2 lOOuF Capacitor 
ECR Series -  general purpose 
CPCYL/D.250/LS. 100/.031
Multicomp lOOuF ± 20%, 25V 
(Famell 920-538)
4
A.4 DSP Implemented Programmes 
A .4 .1  datainJir+_pcb.c
F i l e n a m e :  d a t a _ i n  E i r + _ p c b . c
D e s c r i p t i o n :  T h i s  p r o g r a m m e  u s e s  o n e  EDMA c h a n n e l  t o  s e r v i c e  t h e  E M 1 F . A  d e f a u l t  c h a n n e l  i s
u s e d  t o  t r a n s m i t  f r a m e s  o f  d a t a  f r o m  t h e  E M I F  t o  t h e  L 2  i n t e r n a l  m e m o ry . A f t e r  
t h e  f r a m e s  h a v e  b e e n  t r a n s m i t t e d ,  t h e  s t o r e d  d a t a  i s  t h e n  d i g i t a l l y  f i l t e r e d  w i t h
a  F I R  a l g o r i t h m  a n d  f i n a l l y  a n a l y s e d .  T h e  s i g n a l  a n a l y s i s  r e s u l t s  c a n  b e  e a s i l y
v ie w e d  n u m e r i c a l l y  a n d  g r a p h i c a l l y  w i t h i n  t h e  a p p r o p r i a t e  w in d o w s .
*/
/*
I n c l u d e  f i l e s
I l i n c l u d e  < c 6 x . h >
« d e f i n e  C H IP _ 6 7 1 1  / *  D S P  c h i p  d e f i n e d  */
i l i n c l u d e  < c s l . h >
( ¡ i n c l u d e  < c s i  G d m a .h >
U i n c l u d e  < c s l  d a t . h >
I l i n c l u d e  < s t d i o . h >
¡ ( i n c l u d e  < m a t h . h >
^ i n c l u d e  " c f i ' M l d s k . h "
/*
F u n c t i o n  p r o t o t y p e s
•/
v o i d  s u b m i t  q d m a ( v o i d ) ;  
v o i d  s h i f t  i n p u t ( v o i d ) ;  
v o i d  f i l t e r  i n i t ( v o i d ) ;
s h o r t  f i r  f i l t e r  ( s h o r t  i n p u t ,  i n t  s h i f t ) ;
i n t  f r e q  a n a l f i n t  d e l a y ) ;
v o i d  v o l t  a n a l ( i n t  x a n g e ) ;
v o i d  d i s p l a y ! f l o a t  v a r ,  i n t  o p t i o n ) ;
/*
S y m b o l i c  c o n s t a n t s d e f i n e d
V
tid e  f i n e  MEM SRC OxBOOOOOOO / *
» d e f i n e  MEM l)S T O xO O Q 05EQ O / *
( ( d e f i n e  E l,  COUNT 0 x 2 8 0 0 / '
B d e f i n e  C O E F 4 5 / '
( I d e f l n e  E M IF  C E 3 0x 0,1 a 0 0 0 1»! / *
S o u r c e  a d d r e s s  ( E M I F C E 3 )  f o r  t r a n s f e r
D e s t i n a t i o n  a d d r e s s  f o r  t r a n s f e r
E le m e n t  c o u n t  f o r  t r a n s f e r
N u m b e r  o f  K IR  f i l t e r  c o e f f i c i e n t s
E M IF  c h i p  e n a b l e  N o . 3  c o n t r o l  r e g i s t e r  a d d r e s s
f *
E x t e r n a l  & g l o b a l  d a t a  v a r i a b l e s  
V
e x t e r n  i n t  s h i f t _ v a l ;  / *
e x t e r n  s h o r t  h [ G O B F ) ;  / *
s b p r t  R _ i n t C O E F | ;  / *
i n t  p a s s ;  / *
i n t  g a in = - 5 ;  /*
/♦
D e f i n e s  t h e  r i g h t  s h i f t i n g  i n  t h e  Q .N  f o r m a t  
F IR  c o e f f i c i e n t s  
F i l t e r  d e l a y  l i n e
N u m b e r  o f  w a v e f o r m  c y c l e s  s u c c e s s f u l l y  a n a l y s e d  
G a i n  v a l u e  a s s o c i a t e d  w i t h  t h e  s p e c i f i c  i n p u t  
c h a n n e l  u s e d .  C h i l l  -  g a i n  x 5  £ C h # 2  -  g a i n  x 5 0
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F u n c t i o n :  
D e s c r i p t i o n :  
I n p u t s  : 
O u t p u t s  : 
R e t u r n s  :
/*
s u b m i  t_ _ q d m a  {) 
S u b m i t  a  QDMA r e q u e s t  t o  t r a n s f e r  t h e  s a m p l e d  d a t a  t o  i n t e r n a l  (L 2 )  m e m o r y ,.
*/
v o i d  s u b m i t_ _ q d m a  ( v o i d )  {
E D M A _ C o n f ig  c o n f i g ;  
c o n f i g . o p t  =  ( U i n t 3 2 )
( (E D M A _ O P T _ P R I_ H IG H  «
(E D M A _ O P T _ E S IZ E _ 3 2 B IT  «  
( E D M A _ 0 P T _ 2 D S _ N 0  «
( EDMA_OPT_SUM _NONE «
( E D M A _0PT_2D D _N O  «
(ED M A _O PT_D U M _IN C «
(E D M A _O P T _T C IN T _N O  «
(EDM A__0PT_TCC_D EFAU LT «  
( E DM A_0 P T _ L IN K _ N 0  «
(EDMA O P T  F S  YES «
/ *  EDMA c h a n n e l  
_ E D M A _ O P T _ P R I_ S H IF T  
~ E D M A _ O P T ~ E S IZ E _ S H IF T  
"e  DM A_0 P T _ 2  D S _ S H IF T  
~EDM A__OPT_SUM ~SHIFT  
’e d m a _ o p t _ 2 d d _ s h i f t  
~ED M A _O PT_D U M _SH IFT  
’e d m a _ o p t _ t c i n t _ s h i f t  
~ED M A _O PT_TC C_S H I  F T  
"e D M A _ O P T _ L IN K _ S H I FT 
"EDMA O P T F S  S H IF T  ) )
o p t i o n s  s e l e c t e d  ( 0 x 2 0 2 0 0 0 0 1 )  :
/ *  H i g h  p r i o r i t y  EDMA t r a n s f e r ,
/ *  3 2 - b i t  e l e m e n t  s i z e ,
/ *  1 - d i m e n s i o n a l  s o u r c e ,
/ *  F i x e d  s o u r c e  a d d r e s s  m o d e ,
/ *  1 - d i m e n s i o n a l  d e s t i n a t i o n ,
/ *  I n c r e m e n t  d e s t i n a t i o n  a d d r e s s ,  
/ *  T r a n s f e r  c o m p l e t e  i n d i c a t o r  
/ *  d i s a b l e d ,  w i t h  n o  c o d e  s e t ,
/ *  E v e n t  p a r a m e t e r  l i n k  d i s a b l e d ,  
; / *  F r a m e / b l o c k  s y n c h r o n i s e d .
c o n f i g . s r c  =  ( u n s i g n e d  in t ) M E M _ S R C ;  
c o n f i g . c n t  =  ( u n s i g n e d  i n t ) E L _ C 0 U N T ;  
c o n f i g . d s t  =  ( u n s i g n e d  i n t ) M E M /D S T ; 
c o n f i g . i d x  =  ( u n s i g n e d  i n t ) 0 ;
E D M A _ q d m a C o n f ig (& c o n f i g ) ;
/ *  S o u r c e  a d d r e s s  f o r  t r a n s f e r  (OxBOOOOOOO)
/ *  E l e m e n t  c o u n t  f o r  t r a n s f e r  ( 0 x 0 0 0 0 2 8 0 0 )
/ *  D e s t i n a t i o n  a d d r e s s  f o r  t r a n s f e r  ( 0 x 0 0 0 Q 5 E 0 0 )
/ *  E l e m e n t  i n d e x  o f f s e t  a d d r e s s i n g  ( 0 x 0 0 0 0 0 0 0 0 )
r e t u r n  ,*
} / *  e n d  s u b m i t _ q m d a  * /
/+
F u n c t i o n :  
D e s c r i p t i o n :  
I n p u t s  : 
O u t p u t s :  
R e t u r n s :
s h i f t ^ i n p u t ( )
S a m p l e  d a t a  s h i f t e d  t o  c o r r e c t l y  r e p r e s e n t  1 0 - b i t  i n p u t  w i t h  l s b .
*7
v o i d  s h i f t  i n p u t ( v o i d ) {
u n s i g n e d  i n t  LOC =  0 ,  * x ,  o r g v a l ;
f o r  ( L O O O  ; L O C < = E L wC O U N T - l ;  L O C + + ) {
x  =  ( u n s i g n e d  in t* )M E M _ D S T + L O C ; 
i f ( g a i n = = 5 0 )
o r g _ v a l = * x & 0 x 0 0 0 0 0 3 F F ;  
e l s e {
o r g ^ y a l = * x S 0 x 0 3 F F 0 0 0 0 ;  
o r g _ v a l = o r g _ v a l » 1 6 ?
}
* x = o r g _ v a l ;
}
/ *  D e p e n d i n g  o n  t h e  c h a n n e l  i n  o p e r a t i o n ,  ( e i t h e r  C h # l  * /  
/ +  w i t h  g a i n  s e t  t o  5 0  o r  C h # 2  w i t h  g a i n  s e t  t o  5 )  * /
/ *  o n l y  t h e  r e s p e c t i v e  1 0 - b i t  i n t e r f a c e d  d a t a  l i n e s  w i l l  * /  
/ *  b e  c o n s i d e r e d ,  a l l  t h e  o t h e r  d a t a  l i n e s  a r e  i g n o r e d .  * /  
/ *  A n  a d j u s t m e n t  i s  a l s o  m a d e  w h i c h  a l l o w s  t h e  s e l e c t e d  * /  
/ *  1 0 - b i t  d a t a  t o  b e  m o r e  a p p r o p r i a t e l y  r e p r e s e n t e d .  * /
r e t u r n  ?
} / *  e n d  s h i f t ^ i n p u t  * /
/*
F u n c t i o n : f i l t e r _ i n i t ( )
D e s c r i p t i o n :  I n i t i a l i s a t i o n  o f  t h e  f i l t e r  v a r i a b l e
I n p u t s :  c o e f  =  n u m b e r  o f  f i l t e r  c o e f f i c i e n t s
O u t p u t s  : -
R e t u r n s :  *
*/
v o i d  f i l t e r _ i n i t  ( v o i d )
{
i n t  i ?
f o r ( i = 0 ;  i< = C O E F ;  i + + )  
R _ i n [ i ] = 0 ;
r e t u r n ;
} / *  e n d  f i l t e r _ i n i t  * /
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F u n c t i o n  : f i r  f i l t e r ()
D e s c r i p t i o n  : S a m p l e  b y  s a m p l e F I R  f i l t e r i n g
I n p u t s  : i n p u t  = i n p u t  s a m p l e  t o t h e  f i l t e r
s h i f t  = d e f i n e s  t h e  Q .N f o r m a t ,  s h i f t  t h e  p r o d u c t  r i g h t  b y  1 5  b i t s
O u t p u t s : -
R e t u r n s  : t e m p  = f i l t e r e d  s a m p l e
*/
s h o r t  f i r ^ _ f i l t e r  ( s h o r t  i n p u t ,  i n t  s h i f t )
{
i n t  i ;  
s h o r t  t e m p ;  
i n t  A c c ;
f o r  ( i = C O E F - l ;  i > 0 ;  i — )
R ^ i n  [ i ]  = R _ J .n  [ i —1 ] ; / *  S h i f t  d e l a y  s a m p l e s  * /
R__in*[0 ]  =  i n p u t ;  / *  U p d a t e  m o s t  r e c e n t  s a m p l e  * /
A c c  =  0 ;
f o r  ( i = 0 ; i < C 0 E F ;  i + + )
A c c  + =  ( i n t ) ( s h o r t ) h [ i ]  *  ( i n t ) ( s h o r t ) R _ i n [ i ] ;  / *  Sum  o p e r a t i o n  i n  C * /
t e m p  =  ( s h o r t )  ( A c c » s h i f t )  ;  / *  O u t p u t  i n  1 6 - b i t  f o r m a t  * /
r e t u r n  t e m p ;
} / *  e n d  f i r _ f i l t e r  * /
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/*
F u n c t i o n : f r e q _ a n a l ( )
D e s c r i p t i o n :  A n a l y s e s  a  s i g n a l 7 s  f u n d a m e n t a l  f r e q u e n c y  b y  r e c o r d i n g  t h e  a v e r a g e  n u m b e r  o f
s a m p l e s  p e r  c y c l e  
I n p u t s :  c o e f  =  n u m b e r  o f  f i l t e r  c o e f f i c i e n t s
O u t p u t s :  -
R e t u r n s :  t o t  «= t o t a l  n u m b e r  o f  s a m p l e s  p e r  c y c l e
*/
i n t  f r e q _ a n a l ( i n t  c o e f ) {
u n s i g n e d  i n t  LOC = 0 ,  * x ;
i n t  d e l a y , s a m p l e [ 2 ] = { 0 , 0 } , p o s = 0 , n e g = 0 ;
i n t  t o t = 0 , t o t 9 = 0 , t y p e ;
f l o a t  r e f , f r e q ;
p a s s = 0 ;
/ *  P h a s e  d e l a y  i s  a  f u n c t i o n  o f  t h e  n u m b e r  o f  * /
d e l a y = c o e f ;  / *  c o e f f i c i e n t s  u s e d ,  h e n c e  o n l y  s a m p l e s  s u c c e e d i n g  * /
f o r ( L O C = d e la y ; L O C < = E L _ C O U N T - l ; L O C + + ) { / *  t h i s  d e l a y  a r e  a n a l y s e d .  * /
x  =  ( u n s i g n e d  in t* )M E M _ D S T + L O C ; 
s a m p l e [ 0 ] = * x ;
i f ( s a m p l e [ 0 ] < 5 1 2 )  / *  T h e  t o t a l  n u m b e r  o f  s a m p l e s  p e r  c y c l e  a r e  * /
+ + n e g ;  / *  d e t e r m i n e d  b y  u s i n g  t h e  m i d - r a n g e  v a l u e  a s  a  * /
e l s e  / *  c r o s s i n g - p o i n t  a n d  t h e r e f o r e  i n d i c a t e  t h e  * /
+ + p o s ;  / *  s t a r t / e n d  o f  a  c y c l e .  + /
i f ( s a m p l e  1 0 ] > = 5 1 2  && s a m p l e [ 1 ] < 5 1 2 ) {
+ + p a s s ;
t o t = p o s + n e g - l ;
r e f = c e i l ( ( f l o a t ) ( t o t * 0 . 3 5 ) ) ;  
i f ( n e g < = r e f  | |  p o s < = r e f ){
p a s s = 0 ;
t o t 9 = 0 ; / * T h e  s a m p l e  c o u n t  i s  r e s e t  i f  a n  u n e x p e c t e d  o r * /
} / * o u t  o f  r a n g e  s i g n a l  i s  e n c o u n t e r e d . * /
e l s e / * B y  k n o w i n g  t h e  E M I F 's  s a m p l i n g  r a t e ( F s ~ l D 0 / 4  M S P S ) * /
t o t 9 + = t o t ; / * & t h e  n u m b e r  o f  s a m p l e s  r e c o r d e d  o v e r  a  s p e c i f i e d * /
i f ( t o t < = 9 ) / * n u m b e r  o f  c y c l e s  ( 9 ) ,  a  s i g n a l ' s  f u n d a m e n t a l * /
p a s s = 0 ; / * f r e q u e n c y  c a n  b e  f o u n d : * /
i f ( p a s s = = 9 ) { / * s i g n a l  f r e q  =  F s  /  n o .  o f  s a m p l e s  p e r  c y c l e * /
i f ( g a i n = = 5 0 ) {
p u t s ( " C h # l ( x 5 0 )  S i g n a l  R e s u l t s ” ) ;  
p u t s ( "  " ) ;
}
e l s e {
p u t s ( ” C h # 2 ( x 5 )  S i g n a l  R e s u l t s " ) ;  
p u t s ( "  " ) ;
}
p u t s ( " F r e q u e n c y ( k H z ) : " ) ? / * T h e  s a m p l e s  o f  9  s u c c e s s i v e  c y c l e s  a r e  u s e d * /
f r e q = ( 2 5 e 6 ) / ( t o t 9 / 9 . 0 ) ; / * i n s t e a d  o f  a  s i n g l e  c y c l e  i n  a n  e f f o r t  t o * /
t y p e = 0 ; / * c o m p l e t e l y  d e s c r i b e  o r  c o v e r  a n  e x p e c t e d  w a v e f o r m * /
d i s p l a y ( f r e q ,  t y p e ) ; / * w i t h  a  w h o l e  n u m b e r  o f  s a m p l e s . * /
b r e a k ; / * E . g .  T h e  e x p e c t e d  n u m b e r  o f  s a m p l e s  r e q u i r e d  t o * /
} / * a c c o m m o d a t e  a  3M Hz s i g n a l  s h o u l d  n e e d  1 0 0  s a m p l e s * /
p o s = l ; / * o v e r  9  c y c l e s ,  w i t h  a  s a m p l i n g  r a t e  o f  1 0 0 / 3  M S P S , * /
n e g = 0 ; / * C o n s i d e r i n g  a  l o w e r  n u m b e r  o f  c y c l e s  c o u l d  r e s u l t * /
} / * i n  s o m e  s i g n a l  d a t a  l o s s  w i t h  p a r t  o f  a  w a v e f o r m * /
s a m p l e [ 1 ] = s a m p l e [ 0 ] ; / * b e i n g  l e f t  u n s a m p l e d  a n d  t h e r e f o r e  c o u l d  c a u s e  a n + /
} / * u n n e c e s s a r y  e r r o r  i n  t h e  f r e q u e n c y  c a l c u l a t i o n . * /
r e t u r n  t o t ? / * T h e  d i s p l a y ( )  f u n c t i o n  i s  a l s o  c a l l e d  a f t e r  t h e * /
/ * m e a s u r e d  p r o p e r t y  ( i n c l u d i n g  u n i t s )  h a v e  b e e n * /
/ *  e n d  f r e q _ a n a l  * / / * i n d i c a t e d  w i t h i n  t h e  s t a n d a r d  o u t p u t  w i n d o w . * /
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F u n c t i o n :
D e s c r i p t i o n :
I n p u t s  : 
O u t p u t s :  
R e t u r n s  :
v o l t _ a n a l ( )
A  s i g n a l ' s  m e a n  p e a k - t o - p e a k  v o l t a g e  i s  d e t e r m i n e d  b y  a n a l y s i n g  t h e  w a v e f o r m ' s  
m a x im u m  & m in im u m  l e v e l s  o v e r  a  s e t  n u m b e r  o f  c y c l e s .  
s a m p l e _ t o t  =  t o t a l  n u m b e r  o f  s a m p l e s  p e r  c y c l e
kf
v o i d  v o l t = a n a l ( i n t  s a m p l e _ t o t ) {
u n s i g n e d  i n t  L0c=0,L0ci=0,* x ;  
i n t  s a m p l e [ 2 ] = { 5 1 2 , 5 1 2 } , i , N = 9 ;  
i n t  m a x = 5 1 2 ,  m i n = 5 1 2 ,  p _ t o _ p = 0 ,  t y p e  ;
f o r ( L O C = 5 0 ;L 0 C < = E L _ C 0 U N T - 1 ; L O C + + ) {
x  =  ( u n s i g n e d  i n t * ) M E M _D S T + L 0C ; / *
s a m p l e [ 0 ] = * x ;  / *
i f ( s a m p l e [ 0 ] > = 5 1 2  && s a m p l e [ 1 ] < 5 1 2 ) {  
f o r ( i = 0 ; i < = N - l ; + + i ) {
f o r  ( L 0 C l = L 0 C ; L 0 C l < = s a m p l e _ t o t + L 0 C ; L 0 C l + + )  { 
x  =  ( u n s i g n e d  in t* ) M E M _ D S T + L O C l;  
i f ( * x > m a x )
/ *  T h e  o m i t t e d ,  i n i t i a l  f i l t e r e d  d a t a  w h i c h  p o s s i b l y  * /
/ *  i n c l u d e s  s o m e  t r a n s i e n c e  h a s  b e e n  e x t e n d e d  b e y o n d  * /
/ *  t h e  e x p e c t e d  p h a s e  d e l a y  p e r i o d .  T h i s  i s  * /
/ *  p e r f o r m e d  t o  e n s u r e  t h a t  t h e  p e a k - t o - p e a k  v o l t a g e  * /
r e s u l t  i s  l i m i t e d  t o  t h e  s i g n a l ' s  s t e a d y - s t a t e  
r a n g e .
m a x = * x ;  
i f ( * x < m i n )  
m i n = * x ;
}
L 0 C = L 0 C 1 ;
p _ t o _ p + = m a x - m i n ;
m a x = 5 1 2 ;
m i n = 5 1 2 ;
}
b r e a k ;
}
s a m p l e  [ l ] = s a m p l e  [ 0 ]  ;
}
i = 0 ;
w h i l e ( i < l ) {
++i;
i f ( p a s s < 9 )  
b r e a k ;
i f ( s a m p l e _ t o t < = 8 | | s a m p l e _ t o t > = 7 5 0 )  
b r e a k ;  
e l s e {
p u t s ( " V p - p ( m V ) : " ) ;  
i f ( g a i n = = 5 0 )
p _ t o _ p = p _ t o _ p / ( N *  5  0 ) ;
e l s e
p _ t o  p = p _ t o _ p /  (N * 5 )  ;  
t y p e = l ;
d i s p l a y ( p _ t o _ p , t y p e ) ;  
p u t s ( "  " ) ;  
p u t s ( "  " ) ;
/ *  T h e  p e a k - t o - p e a k  v o l t a g e  o f  a  s e t  n u m b e r  o f  * /
/ *  w a v e f o r m s  a r e  s u m m e d  t o g e t h e r .  T h e  m a x im u m  & * /
/ *  m in im u m  l e v e l s  a r e  r e s e t  f o r  e a c h  c y c l e .  T h e  m e a n  * /  
/ *  V p - p  i s  t h e n  d i s p l a y e d  w i t h  a n  a p p r o p r i a t e  c o m m e n t  * /  
/ *  w i t h  u n i t s  i n c l u d e d .  T h i s  m e a n  r e s u l t  s h o u l d  * /
/ *  c o m p e n s a t e  f o r  a n y  e x c e s s  s i g n a l  n o i s e .  * /
/ *  T h e  i n i t i a l  i f  s t a t e m e n t  i s  r e q u i r e d  o n l y  o n c e  t o  * /  
/ *  i n d i c a t e  t h e  s t a r t i n g  p o i n t  o f  t h e  v o l t a g e  * /
/■* m e a s u r e m e n t ,  h e n c e  a  b r e a k  c o m m a n d  i s  c a l l e d  t o  * /  
/ *  p r e v e n t  t h e  r e c o r d e d  v o l t a g e  m e a s u r e m e n t  f r o m  * /
/ *  b e i n g  o v e r w r i t t e n  a n d  s u i t a b l e  c a u s e s  a n  * /
/ *  u n c o n d i t i o n a l  e x i t  f r o m  t h e  p r i m a r y  f o r  l o o p .  * /
/ *  I f  t h e  t a r g e t e d  9  s u c c e s s i v e  p e r i o d i c  w a v e f o r m s  * /  
/ *  w i t h i n  r a n g e  a r e  n o t  f o u n d ,  t h e  p o t e n t i a l l y  * /
/ *  e r r o n e o u s  v o l t a g e  r e s u l t  i s  i g n o r e d .  B y  u s i n g  t h e  * /  
/ *  s a m p l e s  p e r  c y c l e  v a l u e ,  u p p e r  a n d  l o w e r  s i g n a l  * /  
/ *  f r e q u e n c y  l i m i t s  a r e  s e t  a t  a p p r o x .  3M Hz & 3 0 k H z  * /  
/ *  r e s p e c t i v e l y .  V o l t a g e  r e s u l t s  r e l a t i n g  t o  s i g n a l s  * /  
/ *  a t  f r e q u e n c i e s  b e y o n d  t h e  e x p e c t e d  m e a s u r e m e n t  * /  
/ *  r a n g e  a r e  r e j e c t e d .  * /
}
}
r e t u r n ;
} / *  e n d  v o l t  a n a l  * /
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F u n c t i o n : d i s p l a y {)
D e s c r i p t i o n :  T o  d i s p l a y  r e s u l t s  b y  u t i l i s i n g  t h e  s t a n d a r d  o u t p u t  ( s t d o u t )  w i n d o w  t h i s  f u n c t i o n
c o n v e r t s  m e a s u r e d  d e c i m a l  r e s u l t s  i n t o  t h e  a p p r o p r i a t e  s t r i n g  c h a r a c t e r  f o r m a t .  
I n p u t s :  v a r  =  v a r i a b l e  r e s u l t  ( e . g .  f r e q u e n c y  i n  k H z  o r  p - p  v o l t a g e  i n  u n i t s  o f  mV)
o p t i o n  =  f i x e d  o r  f l o a t i n g - p o i n t  d i s p l a y  o p t i o n s  
O u t p u t s  : -
R e t u r n s  : ■*
*/
v o i d  d i s p l a y ( f l o a t  v a r ,  i n t  o p t i o n ) {
c h a r  s t r i n g [ 8 ] ; / * T o  d i s p l a y  a  m a x im u m  o f  4 s i g n i f i c a n t  f i g u r e s  b e f o r e  a n d  2 * /
i n t  i ,  j , k , x , y ; / * a f t e r  t h e  d e c i m a l  p o i n t ,  i n t e g e r  a n d  r e a l  n u m b e r  v a r i a b l e s * /
f l o a t  t m p , t m p 2 ; / * a r e  d e c l a r e d . * /
i f  ( o p t i o n = 0 )  { / * Tw o p r i m a r y  d i s p l a y  t y p e  o p t i o n s  a r e  a v a i l a b l e ;  o p t i o n  0  i s * /
tm p  =  v a r  /  1 0 0 0 0 0 0 ; / * u s e d  t o  d i s p l a y  f l o a t i n g - p o i n t  v a r i a b l e s ,  w h i l e  o p t i o n  1 * /
tm p 2  =  v a r  /  1 0 0 0 ; / * a p p l i e s  t o  i n t e g e r - t y p e  v a r i a b l e s ,  a s  r e q u i r e d . * /
}
e l s e {
t m p  =  v a r  /  1 0 0 0 ;
tm p 2 =  C1; / * T h e  r e a l  t m p  v a l u e  i s  c o n v e r t e d  i n t o  i t s  i n t e g e r * /
} / * r e p r e s e n t a t i o n  c a u s i n g  t h e  d i g i t s  b e l o w  t h e  d e c i m a l  p o i n t  t o * /
x  =  ( i n t ) t m p ; / * b e  r e m o v e d ,  a s  i s  a l s o  t h e  c a s e  f o r  t h e  t m p 2  v a r i a b l e . * /
y  =  ( i n t ) t m p 2 ; / * H e n c e ,  s t r i n g [ 0 ]  w i l l  t h e r e f o r e  i n i t i a l l y  r e p r e s e n t  t h e  A S C I I * /
s t r i n g [ 0 ] =  x  + ' 0 1 ; / * c o d e  f o r  t h e  t h o u s a n d  d i g i t  ( t h o u s a n d  k H z  /  t h o u s a n d  m V ) . * /
f o r ( i = l  ; i < = 3  ;1 i + + )  { / * T h e  f i r s t  f o r  l o o p  i s  u s e d  t o  d i s p l a y ,  t h e  h u n d r e d ,  t e n  a n d * /
t m p  = ( tm p  - x )  *  1 0 ; / * o n e  d i g i t s . W i t h i n  t h e  b r a c k e t s  o f  t h e  i n i t i a l  s t a t e m e n t * /
x  =  ( i n t )  t m p ; / * o f  t h e  f o r  l o o p ,  t h e  t h o u s a n d  i n t e g e r  d i g i t  i s  s u b t r a c t e d * /
s t r i n g [ i j  =  x +  10 '  ; / * f r o m  i t s  f l o a t i n g  p o i n t  v a l u e  w h i c h  c a u s e s  t h e  r e m a i n i n g  m o s t * /
} / * s i g n i f i c a n t  h u n d r e d s  d i g i t  b e i n g  b e l o w  t h e  r a d i x  p o i n t . * /
s t r i n g [4 3 =  1 . '  ; / * T h e r e f o r e  *  b y  1 0  a n d  t h e n  f i n d i n g  t h e  i n t e g e r  v a l u e  w i l l * /
f o r ( j = 5  ; A II CTi ' j + + )  { / * g i v e  t h e  s u i t a b l e  h u n d r e d s  v a l u e  o n l y ,  t h e  s a m e  l o o p * /
t m p  2  = ( tm p 2 -  y )  *  1 0 j : / * c o n t i n u e s  t o  f i n d  t h e  t e n s  & o n e s  d i g i t .  T h e  s e c o n d  f o r  l o o p * /
y  =  ( i n t ) t m p 2 ;  
s t r i n g f j ]  =  y  +  '  0 ' ;
}
s t r i n g [ 7 ]  =  ' \ 0 ' ?  
i f ( o p t i o n = = l )  { 
f o r  ( k = 4 ;  k < = 7  ;  k + + )
s t r i n g [ k ]  =  ' \ 0 1 ;
>
i f ( s t r i n g [ 0 ]  = =  ' 0 ' )  { 
f o r {k = 0 ; k < = 7 ; k++)
s t r i n g [ k - l ]  =  s t r i n g [ k ] ;  
i f ( s t r i n g [ 0 ]  = =  ' 0 * )  { 
f o r ( k = 0 ; k < = 6 ; k + + )
s t r i n g [ k - l ]  =  s t r i n g [ k ] ;
}
e l s e  {
f o r  ( k = 0 ;  k < = 6 ;  k + + )
s t r i n g [ k ]  =  s t r i n g [ k ] ;
}
}
e l s e  {
for(k=0;k<=7;k++)
s t r i n g [ k ]  =  s t r i n g [ k ] ;
}
p u t s ( s t r i n g ) ;  / *  F i n a l l y  a n o t h e r  f u n c t i o n  i s  c a l l e d  t o  w r i t e  t h e  s t r i n g  o f  * / ;
/ *  c h a r a c t e r s  i n  t h e  s t a n d a r d  o u t p u t  ( s t d o u t )  w i n d o w .  * /
r e t u r n ;
/ *  r e p e a t s  t h e  p r e v i o u s  p r o c e d u r e  f o r  t h e  d i g i t s  b e l o w  t h e  * /
/ *  d e c i m a l  p o i n t ,  'O '  i s  a d d e d  t o  t h e s e  d i g i t s  t o  g i v e  t h e i r  * /
/ *  A S C I I  c o d e  c h a r a c t e r  v a l u e s .  * /
/ *  T h e  c o n d i t i o n a l  s t a t e m e n t s  a r e  i n c l u d e d  t o  a l l o w  t h e  m o s t  * /
/ *  s i g n i f i c a n t  n o n - z e r o  f i g u r e  t o  b e  d i s p l a y e d  f i r s t ,  w h i l e  * /
/ *  r e m o v i n g  a n y  u n n e c e s s a r y  d i g i t s  b e l o w  t h e  d e c i m a l  p o i n t .  * /
} / *  e n d  d i s p l a y  * /
M a in  p r o g r a m m e  
*/
v o i d  m a i n ( v o i d ) {
u n s i g n e d  i n t  U ) C = 0 ,  * x , * y ;  
i n t  s a m p l e _ l e n , m o d _ v a l ;  
s h o r t  t e m p , o u t p u t ;
• ( i n t  * I E M I F  C E 3  -  0 x 0 0 0 ) 0 3 2 0 ;
whi l e d )  I
s u b m i t q d m a ( );  
s h i f t  I n p u t  0 ;  
f i l t e r  i n i t ( ) ;
/ *  M a in  p r o g r a m m e  v a r i a b l e s  d e c l a r e d ,  t h e  E M IF  C E 3  
/ *  c o n t r o l  r e g i s t e r  I s  c o n f i g u r e d  w i t h  o n e  s e t u p ,
/ *  t h r e e  s t r o b e  & z e r o  h o l d  c l o c k  (E L C K O U T ) c y c l e s .
/ '  T h e r e f o r e  a n  a p p r o x .  s a m p le  r a t e  o f  lO O M S P S /i  I s
/ *  e m p lo y e d .  A l s o  n o t e  t h e  m e m o ry  t y p e  I s  s e t  t o
/ ♦  3 2 - b i t  a s y n c h r o n o u s  m e m o ry .
/ •  I n t e r f a c e  b u f f e r  t o  i n t e r n a l  m e m o ry  d a t a  t r a n s f e r  
/ *  1 0 - b i t  i n p u t  d a t a  s e l e c t e d  fi f i t t i n g l y  a d j u s t e d  
/ *  I n i t i a l i s e  t h e  F I R  f i l t e r  v a r i a b l e
f o r  ( 1 , 0 0 0 ;  L 0 C < = E L _ C 0 U N T -  !  ;  L 0 C + + } i 
X -  ( u n s i g n e d  in t * ) M E M _ D S T + L O C ;  
te m p  ( s h o r t ) { * x  i  O x f f f f ) ;  
o u t p u t  •- f i r _ f i l t e r ( t e m p , s h i f t _ v a l  ) 
i f ( o u t p u t > 1 0 2 3 )  
o u t p u t - 1 0 2 3 ;  
e l s e  i f ( o u t p u t < 0 )  
o u tp u t * » 0 , -
e l s e
o u t p u t - o u t p u t ;
* x  =  o u t p u t ; .
1
/ *  S a m p le  b y  s a m p le  f i l t e r i n g  w i t h  s i g n a l  l i m i t s  s e t  * /
s a m p l e _ l e n  -  f r e q a n a l ( C O E F ) ;  
v o l L _ a n a l ( s a m p l e l e n ) ;
S a m p le d  s i g n a l ' s  f r e q u e n c y  c a l c u l a t e d  & d i s p l a y e d * /  
S i g n a l ’ s  m e a n  V p - p  c a l c u l a t e d  s d i s p l a y e d  * /
f o r ( U > C - 0 ; lX D C < = E L _ C O U N T - l ; U X > + )  ( / *  F i l t e r  d e l a y  c o n s i d e r e d
x  -  ( u n s i g n e d  I n t *  (M EM  D S T + 1 .0C +  ( (C O E F -1 )  / 2 )  ;  
y  -  ( u n s i g n e d  i n t *  )M E M _ £ )S T + L 0 C ;  
m o d _ v a l  * x ;
'  y  n io c l v . i 1 ;
i
*/
f o r  (L O C - 0 ;  U 3 C < ” E L _ C 0 U N T -1 ;  WC++ ) |
x  -  ( u n s i g n e d  i n t * ) M E M _ D S T 4 L 0 C ;  
i f  ( g a i n > = 5 0 1 1
m o d v a t * *  x / 5 0 ;
I f  ( m o d _ v a l > - 1 0 )
m o d _ v a l= m o d  v a l - 1 0 ;
e l s e
n\0d _ v  a l - w o d ,  v  a l +  6 5 5 2 6 ;
)
e l s e  I
m o d _ v a l - * x / 5 ;  
i f ( m o d _ v a l > * 1 0 2 )
m od v a l - m o d _ v a l - 1 0 2 ;
e l s e
m o d _ v a  l - m o d _ V 3 , l+ 6 5 '1 3 4  ;
I
m o d _ v a l  “ TO0d _ y a  1. ;
• x - m o d  v a I ;
S i g n a l  d a t a  f i n a l l y  m o d i f i e d ,  t o  v i e w  g r a p h i c a l l y * /  
a n  i n p u t  s i g n a l  i n  i t ' s  s i g n e d  f o r m .  * /
)
1 / *  e n d  m a in  p r o g r a m m e  * /
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A.4.2 fircoeffv45 q l5 fc2meg fs25msps.c
F i l e n a m e !  f i r  c o e f f v 4 5  q l 5 _ f c 2 m e g _ f s 2 5 m s p s . c
D e s c r i p t i o n ; :  T h i s  C f i l e  c o n t a i n s  t h e  c o e f f i c i e n t s  o f  a  4 4 t h  o r d e r  (4  5 - l e n g t h  v e c t o r )  l o w p a s s
F I R  f i l t e r .  D e s i g n e d  w i t h  M a t l a b ' s  f i r ( )  f u n c t i o n ,  a  H a m m in g  W in d o w  m e t h o d  i s  u s e d .  
W h e n  i m p l e m e n t e d  i n t o  a  s y s t e m  w i t h  a  s a m p l e  r a t e  o f  2 5 M S P S , a  c u t - o f f  f r e q u e n c y  o f  
2M Hz w i l l  r e s u l t .  T h e s e  c o e f f i c i e n t s  a r e  s t o r e d  i n  Q . 1 5  f o r m a t  a s  a n  a s s o c i a t e d  
s h o r t  d a t a  t y p e  i s  d e c l a r e d .
i n t  s h i f t  v a l  =  1 5 ;
s h o r t  h [ 4 5 ] = {
- 3 0 ,
- 3 8 ,
- 3 0 ,
-8,
3 3 ,
9 1 ,
1 5 3 ,
1 9 3 ,
1 7 8 ,
8 2 ,
- 1 0 3 ,
- 3 5 1 ,
- 6 0 1 ,
- 7 6 3 ,
- 7 3 6 ,
- 4 3 3 ,
1 8 4 ,
1 0 9 0 ,
2 1 9 0 ,
3 3 3 1 ,
4 3 2 8 ,
5 0 0 9 ,
5 2 5 1 ,
5 0 0 9 ,
4 3 2 8 ,
3 3 3 1 ,
2 1 9 0 ,
1 0 9 0 ,
1 8 4 ,
- 4 3 3 ,
- 7 3 6 ,
- 7 6 3 ,
- 6 0 1 ,
- 3 5 1 ,
- 1 0 3 ,
8 2 ,
1 7 8 ,
1 9 3 ,
1 5 3 ,
9 1 ,
3 3 ,
-8 ,
- 3 0 ,
- 3 0 ,
- 3 8 ,
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A.4.3 c6711dsk.cmd
- s t a c k  0 x 8 0  
MEMORY 
{
V E C S : o r g  -  O h , l e n » 0 x 2 2 0
I  HS MEM: o r g  =  0 x 0 0 0 0 0 2 2 0 , l e n 0 x 0 0 0 0 0 0 2 0
IR A M : o r g  =  0 x 0 0 0 0 0 2 4 0 , l e n m OxO O O O FFFF
SDRAM: o r g  =  0 x 8 0 0 0 0 0 0 0 , l e n OxOOFFDOOO
F L A S H : o r g  =  0 x 9 0 0 0 0 0 0 0 , l e n - 0 x 0 0 0 2 0 0 0 0
}
S E C T IO N S
{
/ *  C r e a t e d  i n  v e c t o r s . a s m  * /  
v e c t o r s  : >  V E C S
/ *  C r e a t e d  b y  C C o m p i l e r  * /
t e x t :> IRAM
s t a c k : > IRAM
b s s :> SDRAM
c i n i t : > SDRAM
s y s m e m : > SDRAM
c o n s t : > SDRAM
s w i t c h : > SDRAM
f a r :> SDRAM
c i o : > SDRAM
)
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A.4.4 data in iirk_pcb.c
F i l e n a m e :  d a t a _ i n _ i i r + _ p c b . c
D e s c r i p t i o n :  T h i s  p r o g r a m m e  u s e s  o n e  EDMA c h a n n e l  t o  s e r v i c e  t h e  E M I F .  A  d e f a u l t  c h a n n e l  i s  U 3 e d
t o  t r a n s m i t  f r a m e s  o f  d a t a  f r o m  t h e  E M IF  t o  t h e  1.2 i n t e r n a l  m e m o ry . A f t e r  t h e  
f r a m e s  h a v e  b e e n  t r a n s m i t t e d ,  t h e  s t o r e d  d a t a  i s  t h e f t  d i g i t a l l y  f i l t e r e d  w i t h  a  11 R  
a l g o r i t h m  a n d  a l s o  a n a l y s e d  u s i n g  a  F F T  f u n c t i o n .  T h e  s i g n a l  a n a l y s i s  r e s u l t s  c a n  
b e  e a s i l y  v ie w e d  n u m e r i c a l l y  a n d  g r a p h i c a l l y  w i t h i n  t h e  a p p r o p r i a t e  t i m e  a n d  
f r e q u e n c y  d o m a in  w in d o w s .
*/
T y p e d e f s
• /
t y p e d e f  s t r u c t  (
s h o r t  r e a l ;
s h o r t  ¡m a g ;
(C O M P L E X ;
/ *
I n c l u d e  f i l e s
( i n c l u d e  < c 6 x . h >
« d e f i n e  : C H I P _ 6 7 l l  / *  DSP c h i p  d e f i n e d  * /
« i n c l u d e  < c s l . h >
( ( i n c l u d e  < c s l_ e d m a . h >
( ( i n c l u d e  < c s l  d a t . h ?
I  i n c l u d e  < s t d i o . h >
( ( i n c l u d e  < m » t h . h >
» i n c l u d e  " c 6 7 1 1 d s k . h "
« i n c l u d e  " f f t  t a b l e s . h "
If I n c l u d e  * ' d i g i t _ r e v . h "
/*
F u n c t i o n  p r o t o t y p e s
•/
v o i d  s u b m l L q d m a ( v o i d ) ; 
v o i d  s h i f t  i n p u t ( v o i d ) ;  
v o i d  f i l t e r i n l t l i n t  s o s s i z e ) ;
i n t  i i r _ c a s 5 ( i n t  i n p u t ,  i n t  * c ,  l o t  ■ d ,  i n t  s h i f t ,  i n t  n ) ;
I r i t  f r e q _ a n a l  t i n t  d e l a y ) ;
v o i d  v o l t  a n a l  t i n t  r a n g e )
v o i d  d i s p l a y ( f l o a t  v a r ,  i n t  o p t i o n ) ;
v o i d  r a d i x _ 2 ( s h o r t  ' i c y ,  s h o r t  n ,  s h o r t  *w ) ;
v o i d  b l t r e v e p l x t i n t  * x ,  s h o r t  ‘ i n d e x ,  i n t  n x ) ;
/*
S y m b o l i c  c o n s t a n t s  d e f i n e d
*/
« d e f i n e  M E M S R C  
« d e f i n e  M E M D S T  
« d e f i n e  E I._ C O U N T  
» d e f i n e  S O S _ S E C T IO N S  
« d e f i n e  E M I F C E 3  
« d e f i n e  S C A I.E D O W N  
« d e f i n e  NUHDATA
OxBOOOOOOO
0 x 0 0 0 0 8 0 0 0
0 x 1 0 0 0
4
0 x 0 1 8 0 0 0 1 4
7
5 1 2
/ *  S o u r c e  a d d r e s s  ( E M I F C E 3 )  f o r  t r a n s f e r
/ ♦  D e s t i n a t i o n  a d d r e s s  f o r  t r a n s f e r
/ *  E le m e n t  c o u n t  f o r  t r a n s f e r
/ *  N u m b e r  o f  s e c o n d  o r d e r  s e c t i o n s
/ ■  E M IF  c h i p  e n a b l e  N o . 3  c o n t r o l  r e g i s t e r  a d d r e s s
/ *  S c a l i n g  f a c t o r ,  t o  a v o i d  o v e r f l o w
/ *  N u m b e r  o f  r e a l  d a t a  s a m p le s
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E x t e r n a l  & g l o b a l  d a t a  v a r i a b l e s  
*/
/*
e x t e r n  i n t  s h i f t _ v a l ; / * D e f i n e s  t h e  r i g h t  s h i f t i n g  i n  t h e  Q .N  f o r m a t * /
e x t e r n  i n t  i i r _ c o e f s  [5 * S O S _ _ S E C T IO N S ] ; / * H R  c o e f f i c i e n t s * /
i n t  d e l a y _ l i n e [ 2 * S O S _ S E C T I O N S ] ; / * D e l a y  l i n e  o f  t h e  SO S * /
i n t  p a s s ; / * N u m b e r  o f  w a v e f o r m  c y c l e s  s u c c e s s f u l l y  a n a l y s e d * /
i n t  g a i n = 5 ; / * G a i n  v a l u e  a s s o c i a t e d  w i t h  t h e  s p e c i f i c  i n p u t * /
/ * c h a n n e l  u s e d ,  C h # l  -  g a i n  x 5  & C h # 2  -  g a i n  x 5 0 * /
s h o r t  g  [NUMDATA] ; / * A r r a y  o f  s c a l e  d o w n  d a t a * /
COMPLEX x [  NUM DATA]; / * A r r a y  o f  c o m p l e x  DFT d a t a * /
i n t  m agR [N U M D A TA ] ; / * S q u a r e d  r e a l  p a r t  o f  t h e  F F T * /
i n t  m a g i  [NUMDATA] ; / * S q u a r e d  i m a g i n a r y  p a r t  o f  t h e  F F T * /
i n t  m a g  [NUMDATA] ; / * S q u a r e d  m a g n i t u d e  o f  t h e  F F T * /
i n t  a m p  [NUMDATA] ; / * A m p l i t u d e  o f  t h e  F F T * /
/*
Pu n e t  i o n  : s u b m i t  q d m a ()
D e s c r i p t i o n : S u b m i t  a  QDMA r e q u e s t  t o  t r a n s f e r  t h e  s a m p l e d  d a t a  t o  i n t e r n a l  (L 2 )  m e m o r y .
I n p u t s : -
O u t p u t s  : -
R e t u r n s :
*/
v o i d  s u b m i t  q d m a ( v o i d ) {
E D M A _ C o n f i  g  c o n  f i  g ;
c o n f i g . o p t  =  ( U i n t 3 2 )  / *  EDMÄ c h a n n e l
( (E D M A _O P T _P R I J Î I G H  «  _ E D M A _ O P T _ P R I_ S H IF T
(E D M A _ O P T _ E S IZ E _ 3 2 B IT  «  _ E D M A O P T _ E S I Z E _ S H IF T
(E D M A _ 0 P T _ 2 D S _ N 0  «  _E D M A _0 P T _ 2 D S _ S H  I  FT
(E DM A_0PT_SU M _N ON E «  _ E DM A _0P T _S U M _S  HI F T
( ED M A ~O PT_2D D_N O «  _ E D M A _ 0 P T _ 2 D D _ S H IF T
( ED M A _0PT_D U M _IN C  «  _E D M A _O P T _D U M _S H IF T
(E D M A JD P T _T C IN T _N O  «  _ E D M A _ O P T _ T C IN T _ S H IF T
( ED M A _O PT ^TC C_D EFA U LT «  _E D M A _O PT _T C C __SH IFT
( E D M A _0P T _L IN K _N O  «  _ E D M A _ O P T ~ L IN K _ S H IF T
(EDMA O P T F S  YES «  _ED M A O P T  F S  S H IF T  ) )
o p t i o n s  s e l e c t e d  ( 0 x 2 0 2 0 0 0 0 1 ) :
/ *  H i g h  p r i o r i t y  EDMA t r a n s f e r ,
/ *  3 2 - b i t  e l e m e n t  s i z e ,
/ *  1 - d i m e n s i o n a l  s o u r c e ,
/ *  F i x e d  s o u r c e  a d d r e s s  m o d e ,
/ *  1 - d i m e n s i o n a l  d e s t i n a t i o n ,
/ *  I n c r e m e n t  d e s t i n a t i o n  a d d r e s s ,  
/ *  T r a n s f e r  c o m p l e t e  i n d i c a t o r  
/ *  d i s a b l e d ,  w i t h  n o  c o d e  s e t ,
/ *  E v e n t  p a r a m e t e r  l i n k  d i s a b l e d ,  
; / *  F r a m e / b l o c k  s y n c h r o n i s e d .
c o n f i g . s r c  =  
c o n f i g . c n t  =* 
c o n f i g . d s t  -» 
c o n f i g . i d x
( u n s i g n e d  i n t ) M EM _SRC; 
( u n s i g n e d  i n t ) E L ^ C O U N T ;  
{ u n s i g n e d  i n t ) m e m _ d s t ; 
( u n s i g n e d  i n t ) 0 ;
/ *  S o u r c e  a d d r e s s  f o r  t r a n s f e r  (0x80000000)
/ *  E l e m e n t  c o u n t  f o r  t r a n s f e r  (0x00001000)
/ *  D e s t i n a t i o n  a d d r e s s  f o r  t r a n s f e r  (0x00008000)
/ *  E l e m e n t  i n d e x  o f f s e t  a d d r e s s i n g  (OxOOOOOOOO ¡1
E D M A _ q d m a C o n f ig  ( & c o n f i g )  ;
r e t u r n ;
} / *  e n d  s u b m i t _ q m d a  * /
/*
F u n c t i o n :  
D e s c r i p t i o n  : 
I n p u t s :  
O u t p u t s :  
Returns :
s h i f t _ i n p u t ( )
S a m p l e  d a t a  s h i f t e d  t o  c o r r e c t l y  r e p r e s e n t  1 0 - b i t  i n p u t  w i t h  l s b .
v o i d  s h i f t _ i n p u t ( v o i d ) {
u n s i g n e d  i n t  LOC =  0 ,  * x ,  o r g _ v a l ;
f o r ( L O C = 0 ;L O C < = E L _ C O U N T - l ;L O C + + ) {
x  =  ( u n s i g n e d  i n t * ) M EM _JDST+LOC; 
i f ( g a i n = = 5 0 )
o r g v a l = * x & O x 0 0 0 0 0 3 F F ; / * D e p e n d i n g  o n  t h e  c h a n n e l  i n  o p e r a t i o n ,  ( e i t h e r  C h # l * /
e l s e { / * w i t h  g a i n  s e t  t o  5 0  o r  C h # 2  w i t h  g a i n  s e t  t o  5 ) * /
o r g _ v a l = * x & 0 x 0 3 F F 0 0 0 0 ; / * o n l y  t h e  r e s p e c t i v e  1 0 - b i t  i n t e r f a c e d  d a t a  l i n e s  w i l l * /
o r g v a l = o r g  v a l » 1 6 ; / * b e  c o n s i d e r e d ,  a l l  t h e  o t h e r  d a t a  l i n e s  a r e  i g n o r e d . * /
} / * A n  a d j u s t m e n t  i s  a l s o  m a d e  w h i c h  a l l o w s  t h e  s e l e c t e d * /
* x = o r g _ v a i  ; / * 1 0 - b i t  d a t a  t o  b e  m o r e  a p p r o p r i a t e l y  r e p r e s e n t e d . * /
r e t u r n ;
} / *  e n d  s h i f t _ i n p u t  * /
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/*
F u n c t i o n :  f i l t e r _ l n i t < )
D e s c r i p t i o n :  I n i t i a l i s a t i o n  o f  t h e  f i l t e r  v a r i a b l e
I n p u t s :  a o s s i z e  -  n u m b e r  o f  SOS s t a g e s
O u t p u t s :
R e t u r n s :
v o i d  f i i t e r i n i t t i n t  s o s  s i z e ) t  
i n t  i  ;
f o r ( i - 0 ;  i< 2 *s o s _ s iz e ;  i+ + )
d e l a y _ l i n e [ l ]  »  0 ;  / *  D e l a y  l i n e  i n i t i a l i s a t i o n  • /
r e t u r n ;
) / •  e n d  f i l t e r _ i n i t  * /
/*
F u n c t i o n :
D e s c r i p t i o n :
I n p u t s :
O u t p u t s :  
R e t u r n s  :
*/
i n t  i i r _ c a s 5 1 i n t  i n p u t ,  i n t  * c ,  i n t  * d ,  i n t  s h i f t ,  i n t  n ) [
i n t  k O ;
I n t  t e m p ;  
i n t  i ;
te m p  -  i n p u t ;
f o r  ( i = 0 ;  i < n ;  i + + ) I
kO  - t e m p  -  ( < o r 5 * i + l ) ‘ d [ 2 * i + l ] |  » s h i f t )  -  ( C c [ 5 * i + 0 ]  * d [ 2 * i + 0 1  ) » s h i f t ) ;
te m p  -  ( { e | i > * i M ]  * d [ 2 * i + l ] ) » s h i f t )  + { ( c ( 5 * L + 3 )  ‘ d [ 2 * 1 + 0 ] )  » s h i f t  )  +  ( ( c ( 5 * i » 2 |  * k 0 )  » s h i f t )  ;
d [ 2 * 1 + 1 ]  - d [ 2 * i + 0 1 ;  
d [ 2 * 1 + 0 ]  -  k 0 ;
)
r e t u r n  te m p ;
I / *  e n d  U r c a s S  * /
i i r _ c a s 5 ( )
S e c o n d  O r d e r  S e c t i o n  c a s c a d e  H R  f i l t e r ,  5  c o e f f i c i e n t s  p e r  b i q u a d r a t i c  s e c t i o n ,  
e a c h  c o e f f i c i e n t  i n  Q 1 6  f o r m a t ,  1 6  m a g n i t u d e  b i t s  a n d  1 s i q n  b i t ,  t o t a l  o f  17  b i t s ,  
i n p u t  — i n p u t  s a m p l e  t o  t h e  f i l t e r
c  =  c o e f f i c i e n t s  o f  t h e  t o t a l  c a s c a d e  c o n f i g u r a t i o n
d -  d e l a y  s t a t e s  o f  t h e  t o t a l  c a s c a d e  c o n f i g u r a t i o n
n =  n u m b e r  o f  t h e  s e c o n d  o r d e r  s e c t i o n s
s h i f t  -  d e f i n e s  t h e  Q .N  f o r m a t  ( m in u s  1 ) ,  s h i f t  t h e  p r o d u c t  r i g h t  b y  1 5  b i t s  
te m p  — f i l t e r e d  s a m p le
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F u n c t i o n :  
D e s c r i p t i o n  :
I n p u t s  : 
O u t p u t s  : 
R e t u r n s  :
f  r e q ^ _ a n a l  {)
A n a l y s e s  a  s i g n a l ' s  f u n d a m e n t a l  f r e q u e n c y  b y  r e c o r d i n g  t h e  a v e r a g e  n u m b e r  o f  
s a m p l e s  p e r  c y c l e
c o e f  =  n u m b e r  o f  f i l t e r  c o e f f i c i e n t s
t o t t o t a l  n u m b e r  o f  s a m p l e s  p e r  c y c l e
*/
i n t  f r e q _ a n a l ( i n t  c o e f ) {
u n s i g n e d  i n t  LOC =  0 ,  * x ;
i n t  d e l a y , s a m p l e [ 2 ] = { 0 , 0 } , p o s = 0 , n e g = 0 ;
i n t  t o t = 0 , t o t 9 = 0 , t y p e ;
f l o a t  r e f , f r e q ;
P h a s e  d e l a y  i s  a  f u n c t i o n  o f  t h e  n u m b e r  o f  
c o e f f i c i e n t s  u s e d ,  h e n c e  o n l y  s a m p l e s  s u c c e e d i n g  
t h i s  d e l a y  a r e  a n a l y s e d .
T h e  t o t a l  n u m b e r  o f  s a m p l e s  p e r  c y c l e  a r e  
d e t e r m i n e d  b y  u s i n g  t h e  m i d - r a n g e  v a l u e  a s  
c r o s s i n g - p o i n t  a n d  t h e r e f o r e  i n d i c a t e  t h e  
s t a r t / e n d  o f  a  c y c l e .
p a s s = 0 ;  / *
d e l a y = ( ( s o s _ s i z e * 5 ) - 1 ) / 2 ;  / *
f o r ( L O C = d e l a y ; L O C < = E L  C O U N T - 1 ;L 0 C + + ) {  / *
x  =  ( u n s i g n e d  in t* )M E M _ D S T + L O C ; 
s a m p l e [ 0 ] = * x ;
i f ( s a m p l e [ 0 ] < 5 1 2 )  / *
+ + n e g ;  / *
e l s e  / *
+ + p o s ;  / *
i f ( s a m p l e [ 0 ] > = 5 1 2  && s a m p l e [ 1 ] < 5 1 2 ) {
+ + p a s s ;
t o t = p o s + n e g - l ;
r e f = c e i l ( ( f l o a t ) ( t o t * 0 . 4 5 ) ) ;
i f ( n e g < = ( r e f - 2 )  | |  p o s < = ( r e f - 2 )  | |  ( t o t < = 4  && p a s s > 0 ) )
p a s s = p a s s - l ;  / *  T h e  s a m p l e  c o u n t  i s  r e s e t  i f  a n  u n e x p e c t e d  o r
e l s e  / *  o u t  o f  r a n g e  s i g n a l  i s  e n c o u n t e r e d .
t o t 9 + = t o t ;  / *  B y  k n o w i n g  t h e  E M I F 's  s a m p l i n g  r a t e  ( F s ~ 1 0 0 / 4 M S P S )
i f ( p a s s = = 9  && t o t 9 > = 6 0 ) { / *  & t h e  n u m b e r  o f  s a m p l e s  r e c o r d e d  o v e r  a  s p e c i f i e d
i f ( g a i n = = 5 0 ) { / *  n u m b e r  o f  c y c l e s  ( 9 ) ,  a  s i g n a l ' s  f u n d a m e n t a l
p u t s ( " C h # l ( x 5 0 )  S i g n a l  R e s u l t s " ) ;
p u t s ( "  " ) ;  / *  f r e q u e n c y  c a n  b e  f o u n d :
> / *  s i g n a l  f r e q  =  F s  /  n o .  o f  s a m p l e s  p e r  c y c l e
e l s e {
p u t s ( " C h # 2 ( x 5 ) S i g n a l  R e s u l t s " ) ;  
p u t s ( "  " ) ;
}
p u t s ( " F r e q u e n c y ( k H z ) : " ) ;  
f r e q = ( 2 5 e 6 ) / ( t o t 9 / 9 . 0 ) ;  
t y p e = 0 ;
d i s p l a y ( f r e q ,  t y p e ) ; 
b r e a k ;
p o s = l ;  
n e g = 0 ;
}
s a m p l e [ 1 ] = s a m p l e [ 0 ] ;
r e t u r n  t o t ;
} / *  e n d  f r e q _ a n a l  * /
/ *  T h e  s a m p l e s  o f  9  s u c c e s s i v e  c y c l e s  a r e  u s e d  
/ *  i n s t e a d  o f  a  s i n g l e  c y c l e  i n  a n  e f f o r t  t o  
/ *  c o m p l e t e l y  d e s c r i b e  o r  c o v e r  a n  e x p e c t e d  w a v e f o r m  
/ *  w i t h  a  w h o l e  n u m b e r  o f  s a m p l e s .
/ *  E . g .  T h e  e x p e c t e d  n u m b e r  o f  s a m p l e s  r e q u i r e d  t o  
/ *  a c c o m m o d a t e  a  3M Hz s i g n a l  s h o u l d  n e e d  1 0 0  s a m p l e s  
/ *  o v e r  9  c y c l e s ,  w i t h  a  s a m p l i n g  r a t e  o f  1 0 0 / 3  M S P S . 
/ *  C o n s i d e r i n g  a  l o w e r  n u m b e r  o f  c y c l e s  c o u l d  r e s u l t  
/ *  i n  s o m e  s i g n a l  d a t a  l o s s  w i t h  p a r t  o f  a  w a v e f o r m  
/ *  b e i n g  l e f t  u n s a m p l e d  a n d  t h e r e f o r e  c o u l d  c a u s e  a n  
/ *  u n n e c e s s a r y  e r r o r  i n  t h e  f r e q u e n c y  c a l c u l a t i o n .
/ *  T h e  d i s p l a y ( )  f u n c t i o n  i s  a l s o  c a l l e d  a f t e r  t h e  
/ *  m e a s u r e d  p r o p e r t y  ( i n c l u d i n g  u n i t s )  h a v e  b e e n  
/ *  i n d i c a t e d  w i t h i n  t h e  s t a n d a r d  o u t p u t  w i n d o w .
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f*
f u n c t i o n :
D e s c r i p t i o n :
I n p u t s :
O u t p u t s :
R e t u r n s :
v t i l l a n a l  I i
A  s i g n a l ' s  m e a n  p e a k - t o - p e a k  v o l t a g e  I s  d e t e r m i n e d  b y  a n a l y s i n g  t h e  w a v e f o r m 's  
m a x im u m  i  m in im u m  l e v e l s  o v e r  a  s e t  n u m b e r  o f  c y c l e s ,  
s a m p le  t o t  »  t o t a l  n u m b e r  o f  s a m p le s  p e r  c y c l e
v o i d  v o l t  a n a l ( i n t  s a m p l e t o t ) {
u n s i g n e d  I n t  1 .0 0 = 0 ,L 0 C 1 - 0 ,  * x ;  
l n t  s a m p l e [ 2 ) “ ( 5 1 2 , 5 1 2 } , i , N " 9 ;
I n l  m a x  - 5 1 2 , m i n = 5 1 Z , p _ t o _ p - 0 , t y p e ;
f o r  ¡ ! .0 C  5 0 ;  L 0 C < = E L _ C 0 U N T - : ; L O C + + ) 1 
x - ( u n s i g n e d  L n t  * I MEM D S T + l,O C ;  
s a m p l e ! 0 1 ^ * x ;  
i f  ( s a m p l e l 0 | > - 5 1 2  S i  s a m p l e | l J < 5 2 2 > { 
f o r ( l = 0 ; i < " N - l ; + + i ) I
f o r  ( U J C 1 -L O C ;  L O C K - s a m p l e ^ t o t  < l.O C ; L G C 1 + + )  ( 
x  -  ( u n s i g n e d  i n t * ) MEM D S T + L O C 1  ; 
i f  ( * x > m a x ) 
m a x - * x ;  
i f ( * x < m i n )  
m i n - * x ;
1
L O O L O C 1 ;  
p  t o _ p + - m a x  -m  i  n  ; 
m a S « 5 1 2 ;  
m i n - 5 1 2 ;
>
b r e a k ;
I
s a m p le  f 1 1 « s a m p le  1 0 1 ;
J
i - 0 ;
w h i l e ( i < l ) I 
++i;
i f ( p a s s < 9 )  
b r e a k ;
i  f ( s a m p l e  t o t < = 6 1  I s a m p le  t o t > - 8 5 0 )  
b r e a k ;  
e l s e !
p u t s ( " V p  p ( m V ) : " ) ;  
i f ( g a i n “ " 5 0 )
p t o p - p t o p / ( N * 5 0 ) ;
e l s e
p _ t o _ p = p _ t o _ p / ( N  * 5 )  ;  
t y p e = l ;
d l s p l a y ( p _ t o _ p , t y p e ) ; 
p u t s ( "  ” ) ;  
p u t s  i "  ” ) ;
T h e  o m i t t e d ,  i n i t i a l  f i l t e r e d  d a t a  w h ic h  p o s s i b l y  
i n c l u d e s  som e t r a n s i e n c e  h a s  b e e n  e x t e n d e d  b e y o n d  
t h e  e x p e c t e d  p h a s e  d e l a y  p e r i o d .  T h i s  i s  
p e r f o r m e d  t o  e n s u r e  t h a t  t h e  p e a k - t o - p e a k  v o l t a g e  
r e s u l t  i s  l i m i t e d  t o  t h e  s i g n a l ' s  s t e a d y - s t a t e  
r a n g e .
T h e  p e a k - t o - p e a k  v o l t a g e  o f  a  s e t  n u m b e r  o f  
w a v e f o r m s  a r e  sum m ed t o g e t h e r .  T h e  m a x im u m  5 
m in im u m  l e v e l s  a r e  r e s e t  f o r  e a c h  c y c l e .  T h e  m ean  
V p - p  i s  t h e n  d i s p l a y e d  w i t h  a n  a p p r o p r i a t e  c o m m e n t  
w i t h  u n i t s  I n c l u d e d .  T h i s  m o a n  r e s u l t  s h o u l d  
c o m p e n s a te  f o r  a n y  e x c e s s  s i g n a l  n o i s e .
T h e  i n i t i a l  i f  s t a t e m e n t  i s  r e q u i r e d  o n l y  o n c e  t o  
i n d i c a t e  t h e  s t a r t i n g  p o i n t  o f  t h e  v o l t a g e  
m e a s u r e m e n t ,  h e n c e  a  b r e a k  c o m m an d  i s  c a l l e d  t o  
p r e v e n t  t h e  r e c o r d e d  v o l t a g e  m e a s u r e m e n t  f r o m  
b e i n g  o v e r w r i t t e n  a n d  s u i t a b l e  c a u s e s  a n  
u n c o n d i t i o n a l  e x i t  f r o m  t h e  p r i m a r y  f o r  l o o p .
I f  t h e  t a r g e t e d  9  s u c c e s s i v e  p e r i o d i c  w a v e fo r m s  
w i t h i n  r a n g e  a r e  n o t  f o u n d ,  t h e  p o t e n t i a l l y  
e r r o n e o u s  v o l t a g e  r e s u l t  I s  i g n o r e d .  B y  u s i n g  t h e  
s a m p le s  p e r  c y c l e  v a l u e ,  u p p e r  a n d  . lo w e r  s i g n a l  
f r e q u e n c y  l i m i t s  a r e  s e t  a t  a p p r o x .  3 M H z s 3 0 k H z  
r e s p e c t i v e l y .  V o l t a g e  r e s u l t s  r e l a t i n g  t o  s i g n a l s  
a t  f r e q u e n c i e s  b e y o n d  t h e  e x p e c t e d  m e a s u r e m e n t  
r a n g e  a r e  r e j e c t e d .
I
)
r e t u r n ;
) /*  e n d  v o l t a h a l  * /
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!
/*
F u n c t i o n :  d i s p l a y ()
D e s c r i p t i o n :  T o  d i s p l a y  r e s u l t s  b y  u t i l i s i n g  t h e  s t a n d a r d  o u t p u t  ( s t d o u t )  w i n d o w  t h i s  f u n c t i o n
c o n v e r t s  m e a s u r e d  d e c i m a l  r e s u l t s  i n t o  t h e  a p p r o p r i a t e  s t r i n g  c h a r a c t e r  f o r m a t .  
I n p u t s -; v a r  =  v a r i a b l e  r e s u l t  ( e . g .  f r e q u e n c y  i n  k H z  o r  p - p  v o l t a g e  i n  u n i t s  o f  mV)
o p t i o n  =  f i x e d  o r  f l o a t i n g - p o i n t  d i s p l a y  o p t i o n s  
o u tp u ts: -
R e t u r n s :  —
*1
v o i d  d i s p l a y ( f l o a t  v a r ,  i n t  o p t i o n ) {
c h a r  s t r i n g [ 8 ] ;  / *  T o  d i s p l a y  a  m a x im u m  o f  4 s i g n i f i c a n t  f i g u r e s  b e f o r e  a n d  2 * /
i n t  i , j , k , x , y ;  / *  a f t e r  t h e  d e c i m a l  p o i n t ,  i n t e g e r  a n d  r e a l  n u m b e r  v a r i a b l e s  * /
f l o a t  t m p , t m p 2 ;  / *  a r e  d e c l a r e d .  * /
i f ( o p t i o n = = 0 ) { / *  T w o p r i m a r y  d i s p l a y  t y p e  o p t i o n s  a r e  a v a i l a b l e ;  o p t i o n  0  i s  * /
t m p  =  v a r  /  1 0 0 0 0 0 0 ;  / *  u s e d  t o  d i s p l a y  f l o a t i n g - p o i n t  v a r i a b l e s ,  w h i l e  o p t i o n  1  * /
tm p 2  =  v a r  /  1 0 0 0 ;  / *  a p p l i e s  t o  i n t e g e r - t y p e  v a r i a b l e s ,  a s  r e q u i r e d .  * /
}
e l s e  {
t m p  =  v a r  /  1 0 0 0 ;
tm p 2 =  0 ; / * T h e  r e a l  t m p  v a l u e  i s  c o n v e r t e d  i n t o  i t s  i n t e g e r * /
} / * r e p r e s e n t a t i o n  c a u s i n g  t h e  d i g i t s  b e l o w  t h e  d e c i m a l  p o i n t  t o * /
x  =  ( i n t ) t m p ; / * b e  r e m o v e d ,  a s  i s  a l s o  t h e  c a s e  f o r  t h e  t m p 2  v a r i a b l e . * /
y  ■ ( i n t ) t m p 2 ; / * H e n c e ,  s t r i n g [ 0 ]  w i l l  t h e r e f o r e  i n i t i a l l y  r e p r e s e n t  t h e  A S C I I * /
s t r i n g [ 0 ]  =  x  +  ’ O ' ; / * c o d e  f o r  t h e  t h o u s a n d  d i g i t  ( t h o u s a n d  k H z  /  t h o u s a n d  m V ) . * /
f o r ( i = l  ; i < = 3  ; i + + )  { / * T h e  f i r s t  f o r  l o o p  i s  u s e d  t o  d i s p l a y ,  t h e  h u n d r e d ,  t e n  a n d * /
t m p  =  ( tm p  -  x )  *  1 0 ; / * o n e  d i g i t s .  W i t h i n  t h e  b r a c k e t s  o f  t h e  i n i t i a l  s t a t e m e n t * /
x  =  ( i n t ) t m p ; / * o f  t h e  f o r  l o o p ,  t h e  t h o u s a n d  i n t e g e r  d i g i t  i s  s u b t r a c t e d * /
s t r i n g [ i ]  =  x  +  ' O ' ; / * f r o m  i t s  f l o a t i n g  p o i n t  v a l u e  w h i c h  c a u s e s  t h e  r e m a i n i n g  m o s t * /
} / * s i g n i f i c a n t  h u n d r e d s  d i g i t  b e i n g  b e l o w  t h e  r a d i x  p o i n t . * /
s t r i n g [ 4 ]  =  '  .  '  ; / * T h e r e f o r e  *  b y  1 0  a n d  t h e n  f i n d i n g  t h e  i n t e g e r  v a l u e  w i l l * /
f o r ( j  = 5  ;  j < = 6  ;  j + + )  { / * g i v e  t h e  s u i t a b l e  h u n d r e d s  v a l u e  o n l y ,  t h e  s a m e  l o o p * /
t m p 2  =  ( tm p 2  -  y )  *  1 0  ;? / * c o n t i n u e s  t o  f i n d  t h e  t e n s  & o n e s  d i g i t .  T h e  s e c o n d  f o r  l o o p * /
y  =  ( i n t ) t m p 2 ; / * r e p e a t s  t h e  p r e v i o u s  p r o c e d u r e  f o r  t h e  d i g i t s  b e l o w  t h e * /
s t r i n g [ j ]  =  y  +  '  0 T; / * d e c i m a l  p o i n t ,  T0*  i s  a d d e d  t o  t h e s e  d i g i t s  t o  g i v e  t h e i r * /
} / * A S C I I  c o d e  c h a r a c t e r  v a l u e s . * /
s t r i n g [ 7 ]  =  ' \ 0 ' ;
i f ( o p t i o n = = l )  { / * T h e  c o n d i t i o n a l  s t a t e m e n t s  a r e  i n c l u d e d  t o  a l l o w  t h e  m o s t * /
f o r {k = 4 ; k < = 7 ; k + + ) / * s i g n i f i c a n t  n o n - z e r o  f i g u r e  t o  b e  d i s p l a y e d  f i r s t ,  w h i l e * /
s t r i n g [ k ]  =  ' \ 0 r ; / * r e m o v i n g  a n y  u n n e c e s s a r y  d i g i t s  b e l o w  t h e  d e c i m a l  p o i n t . * /
}
i f ( s t r i n g [ 0 ]  = =  ' 0 ' )  { 
f o r (k = 0 ; k < = 7 ; k + + )
s t r i n g [ k - 1 ]  =  s t r i n g [ k ] ;  
i f ( s t r i n g [ 0 ]  = =  ' 0 r ) { 
for(k=0;k<=6;k++)
s t r i n g [ k - 1 ]  =  s t r i n g [ k ] ;
}
e l s e  {
for(k=0;k<=6;k++)
s t r i n g [ k ]  =  s t r i n g [ k ] ;
}
}
e l s e  {
f o r  ( k = 0 ;  k < = 7 ; k + + )
s t r i n g [ k ]  =  s t r i n g [ k ] ;
}
p u t s ( s t r i n g ) ;  / *  F i n a l l y  a n o t h e r  f u n c t i o n  i s  c a l l e d  t o  w r i t e  t h e  s t r i n g  o f  * •/
/■* c h a r a c t e r s  i n  t h e  s t a n d a r d  o u t p u t  ( s t d o u t )  w i n d o w .  * /
r e t u r n ;
} / *  e n d  d i s p l a y  * /
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F u n c t i o n : 
D e s c r i p t i o n ;  
I n p u t s :
O u t p u t s : 
R e t u r n s :
r a d i x _ _ 2  {)
R a d i x - 2  FF T  i m p l e m e n t a t i o n  
n  =  n u m b e r  o f  p o i n t s  i n  t h e  F F T
X =  a r r a y  w i t h  c o m p l e x  s a m p l e s
W =  a r r a y  w i t h  t w i d d l e  f a c t o r s
x  =  a r r a y  w i t h  t h e  F F T  c o m p l e x  s a m p l e s
N o n e
*/
v o i d  r a d i x  2 ( s h o r t  * x ,  s h o r t  n ,  s h o r t  *w )
{
s h o r t  n l , n 2 , i e , i a , i , j , k , 1 ;  
s h o r t  x t , y t , c , s ;
n 2  =  n ;  
i  e  =  1  ;
f o r  ( k = n ;  k  >  1 ;  k  =  ( k  > >  1 )  ) { 
n l  =  n 2 ; 
n 2  =  n 2 » l ;  
i a  =  0  ;
f o r  ( j = 0 ;  j  <  n 2 ;  j + + )  { 
c  =  w [ 2 * i a ] ; 
s  =  w [ 2 * i a + l ] ; 
i a  =  i a  +  i e ;
f o r  ( i = j ;  i  <  n ;  i  + =  n l )  {
1  =  i  +  n 2 ;
x t  =  x [ 2 * 1 ]  -  x [ 2 * i ] ;
x [ 2 * i ]  =  x [ 2 * i ]  + x [ 2 * 1 ] ;
y t  =  x [ 2 * 1 + 1 ]  -  x [ 2 * i + l ] ;
x  [ 2 * i + l ]  =  x [ 2 * i + l ]  +  x [ 2 * l + l ]
x [ 2 * l ]  =  ( c * x t  +  s * y t ) » 1 5 ;
x [ 2 * l + l ]  =  ( c * y t  -  s * x t ) » 1 5 ;
}
i e i e « l ;
r e t u r n ;  
/ *  e n d  r a d i x  2
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/*
M a i n  p r o g r a m m e  
*/
v o i d  m a i n ( v o i d ) {
u n s i g n e d  i n t  L O C = 0 ; / *  M a in  p r o g r a m m e  v a r i a b l e s  d e c l a r e d ,  t h e  E M IF  C E 3 * /
i n t  t e m p , o u t p u t , s a m p l e _ l e n , m o d _ v a l / n , n 2 , k ;
u n s i g n e d  i n t  * a , * b , a v , b v , c o u n t = 0 ;  / *  c o n t r o l  r e g i s t e r  i s  c o n f i g u r e d  w i t h  o n e  s e t u p ,  * /
s h o r t  * a b ;  / *  t h r e e  s t r o b e  & z e r o  h o l d  c l o c k  (ELCK OU T) c y c l e s .  * /
* ( i n t  * )E M 1 F _ C E 3  =  0 x 0 0 0 1 0 3 2 0 ;  / *  T h e r e f o r e  s a m p l e  r a t e  =  1 0 0 M S P S / 4 .  A l s o  n o t e  t h e  * /
/ *  m e m o r y  t y p e  i s  s e t  t o  3 2 - b i t  a s y n c h r o n o u s  m e m o r y .  * /
w h i l e ( 1 ) {
s u b m i t ^ q d m a ( ) ;  / *  I n t e r f a c e  b u f f e r  t o  i n t e r n a l  m e m o r y  d a t a  t r a n s f e r * /
s h i f t _ i n p u t ( ) ;  / *  1 0 - b i t  i n p u t  d a t a  s e l e c t e d  & f i t t i n g l y  a d j u s t e d  * /
f i l t e r ^ i n i t ( S 0 S —S E C T I O N S ) ; / *  I n i t i a l i s e  t h e  I I R  d e l a y  l i n e s  * /
f o r ( L O C = 0 ;L O C < = E L _ C O U N T -1 ;L O C + + ) { / *  S a m p l e  b y  s a m p l e  f i l t e r i n g  w i t h  s i g n a l  l i m i t s  s e t * /
a  =  ( u n s i g n e d  in t* )M E M _ D S T + L O C ; 
t e m p  =  ( i n t ) ( * a  & O x f f f f ) ;
o u t p u t  =  i i r _ c a s 5 ( t e m p , i i r _ c o e f s , d e l a y _ l i n e , s h i f t _ v a l , S 0 S _ S E C T I 0 N S ) ; 
i f ( o u t p u t > 1 0 2 3 ) 
o u t p u t = 1 0 2 3 ;  
e l s e  i f ( o u t p u t < 0 )  
o u t p u t = 0 ;
e l s e
o u t p u t = o u t p u t ;
* a  =  o u t p u t ;
}
s a m p l e _ l e n  =  f r e q _ a n a l ( S 0 S _ S E C T I 0 N S ) ; / *  S a m p l e d  s i g n a l ' s  f r e q u e n c y  c a l c u l a t e d  & d i s p l a y e d * /  
v o l t _ a n a l ( s a m p l e _ l e n ) ;  / *  S i g n a l ’ s  m e a n  V p - p  c a l c u l a t e d  & d i s p l a y e d  * /
f o r ( L O C = 0 ;L O C < = E L _ C O U N T -1 ;L O C + + ) { / *  S i g n a l  d a t a  f i n a l l y  m o d i f i e d ,  t o  v i e w  g r a p h i c a l l y * /
a  =  ( u n s i g n e d  in t* ) M E M _ D S T + L 0 C ;  / *  a n  i n p u t  s i g n a l  i n  i t ' s  s i g n e d  f o r m .  * /
i f ( g a i n = = 5 0 ) {
m o d _ j r a l = * a / 5 0 ; 
i f ( m o d _ v a l > = 1 0 )
m o d _ v a l = m o d _ v a l - 1 0 ;
e l s e
m o d _ v a l = m o d _ v a l + 6 5 5  2  6 ;
}
e l s e {
m o d _ v a l = * a / 5 ;  
i f  ( m o d _ _ v a l> = 1 0 2 )
m od__va  l= m o d _ _ v  a l  - 1 0 2 ;
e l s e
m o d  v a l = m o d _ v a l + 6 5 4 3 4 ;
}
m o d ^ _ v a l ^ m o d _ y a l ;
* a = m o d _ y a l ;
}
f o r  (n = 0 ;n < N U M D A T A /2 ;n + + )  { / *  C o d e  u s e d  t o  c o n v e r t  s t o r e d  d a t a  i n t o  m o r e  i d e a l  * /
a  =  ( u n s i g n e d  in t* ) M E M _ D S T + n ;  / *  c o m p r e s s e d  f o r m ,  r e q u i r e d  f o r  t h e  f f t  f u n c t i o n .  * /
b  =  ( u n s i g n e d  i n t* ) M E M _ D S T + n + l ;  
a v = * a ;  
b v = * b « 1 6 ;
* a = b v + a v ;
* b = 0 ;
+ + c o u n t ;
f o r ( n 2 = c o u n t ; n 2 < N U M D A T A - c o u n t ;n 2 + + ){  
a  =  ( u n s i g n e d  i n t* ) M E M _ D S T + n 2 ;  
b  =  ( u n s i g n e d  i n t* ) M E M _ D S T + n 2 + l ;  
a v = * a ;  
b v = * b ;
* a = b v + a v ;
* b = 0 ;
}
}
c o u n t —0 ;
f o r  ( n = 0 ;  n<NUM DATA; n + + )  {
a b = ( s h o r t* ) M E M _ D S T + n ;
g  [ n ]  =  ( s h o r t )  ( * a b )  » S C A L E _ D 0 W N ; / *  S c a l e  d o w n  t h e  i n p u t  s i g n a l  t o  a v o i d  o v e r f l o w s . * /
}
f o r  ( n = 0 ;  n<NU M DA TA; n + + )  { / *  C o m p le x  5 1 2  p o i n t  F F T  * /
x [ n ] . r e a l  =  g [ n } ;  / *  x l ( n )  =  g ( 2 )  * /
x [ n ] . i m a g  =  0 ;  / *  Z e r o  t h e  i m a g i n a r y  p a r t  a n d  c o m p u t e  t h e  F F T  o f  * /
} / *  x ( n )  t o  g e t  X ( k ) - > X ( k ) = D F T ( x ( n ) } * /
r a d i x _ _ 2  ( ( s h o r t  * ) x ,N U M D A T A , ( s h o r t  * ) W 4 ) ;
b i t r e v ^ c p l x ( ( i n t * ) x ,  i n d e x ,  NU M DA TA); / *  D S P  d i g i t  r e v e r s a l  l i b  f u n c t i o n  * /
f o r  ( k = 0 ;  k<NUM DATA; k + + )  { / *  C o m p u te  t h e  m a g n i t u d e  o f  t h e  F F T  * /
m a g R [ k ]  =  ( x [ k ] . r e a l  * x [ k ] . r e a l ) ;  
m a g l [ k ]  =  ( x [ k ] . i m a g  *  x [ k ] . i m a g ) ; 
m a g [ k ]  =  m a g R [ k ]  +  m a g l [ k ] ;  
a m p [ k ]  =  s q r t ( 2 * m a g [ k ] ) ;
}
}
1 / *  e n d  m a i n  p r o g r a m m e  * /
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A.4.5 iir_cas5_stage4Jc2meg_fs25msps.c
F i l e n a m e  : i i r _ c a s 5 _ s t a g e 4 _ f c 2 m e q _ f s 2 5 m s p s . c
D e s c r i p t i o n :  T h i s  C  f i l e  c o n t a i n s  t h e  c o e f f i c i e n t s  o f  a n  8 t h  o r d e r  ( 9 - l e n q t h  n u m e r a t o r  a n d
d e n o m i n a t o r  v e c t o r s )  c a s c a d e  f o r m  lo w p a s s  U R  f i l t e r .  D e s i g n e d  w i t h  M a t l a b ' s  
b u t t e r ( )  f u n c t i o n  ( B u t t e r w o r t h  d i g i t a l  f i l t e r )  a n d  t h e n  c o n v e r t e d  i n t o  1 s e c o n d -  
o r d e r  s e c t i o n  (S O S ) s t a g e s  u s i n g  t h e  t f 2 s o s ( )  f u n c t i o n  ( w i t h  5  n o n - u n i t y  
c o e f f i c i e n t s  p e r  c a s c a d e d  s t a g e ) . T h e  n u m b e r  o f  s t a g e s  r e q u i r e d  i s  d e t e r m i n e d  b y  
t h e  f a c t  t h a t  8  n o n - u n i t y  d e n o m i n a t o r  c o e f f i c i e n t s  i n i t i a l l y  r e t u r n e d  b y  t h e  
b u t t e r ( )  f u n c t i o n  a r e  c o n v e r t e d  i n t o  SOS s t a g e s  w i t h  o n l y  tw o  n o n - u n i t y  d e n o m i n a t o r  
c o e f f i c i e n t s  p e r m i t t e d  p e r  3 t a g e .  W hen  im p le m e n t e d  i n t o  a  s y s t e m  w i t h  a  s a m p le  r a t e  
o f  2 b M S P S , a c u t - o f f  f r e q u e n c y  o f  2 M H z w i l l  r e s u l t .  T h e s e  c o e f f i c i e n t s  a r e  s t o r e d  
i n  Q . 1 6  f o r m a t  a s  a n  a s s o c i a t e d  i n t  d a t a  t y p e  i s  d e c l a r e d .
i n t .  s h i f t _ v a l  -  1 5 ;
i n t  l i r _ c o e f s [ 2 0 ]  -  
[
- 4 4 7 7 0 , 1 5 3 8 3 , 3 5 2 , 7 0 5 , 3 5 2
- 4 6 6 5 4 , 1 7 4 0 9 , 9 0 4 , 1 8 3 6 , 9 3 2
- 5 0 5 8 8 , 2 1 6 4 0 , 8 1 9 , 1 6 3 8 , 8 1 9
- 5 6 8 5 1 , 2 8 3 7 7 , 2 9 2 6 , 5 7 6 3 , 2 8 3 9
Ì!
171
A.4.6 data_out_in_phase+_pcb.c
/*
F i l e n a m e : d a t a _ o u t _ i n ^ p h a s e + ^ p c b . c
D e s c r i p t i o n :  T h i s  p r o g r a m m e  d e t e r m i n e s  t h e  p h a s e  d e l a y  a s s o c i a t e d  w i t h  t h e  s y s t e m ' s
i n s t r u m e n t a t i o n .  I n t e r n a l l y  g e n e r a t e d  t e s t  s i g n a l s  a r e  t r a n s m i t t e d  t o  a n  e x t e r n a l  
p e r i p h e r a l  d e v i c e  (DA C) v i a  t h e  E M I F .  T h e  r e s u l t a n t  s i g n a l  i s  a p p l i e d  t o  a n  i n p u t  
c h a n n e l ,  w h i c h  i s  r e t u r n e d  t o  i n t e r n a l  m e m o r y  f o r  a n a l y s i s .  B y  c o m p a r i n g  t h e  
t r a n s m i t t e d  a n d  r e c e i v e d  s i g n a l s ,  a n y  p h a s e  d e l a y  b e t w e e n  t h e  t w o  s i g n a l s  i s  
c a l c u l a t e d  a n d  d i s p l a y e d .  T o  c o m p l e t e  t h e  s i g n a l  a n a l y s i s  r e s u l t s ,  t h e  i n p u t  
s i g n a l ' s  f r e q u e n c y  a n d  a m p l i t u d e  a r e  a l s o  i n d i c a t e d .  T o  a v o i d  a n y  a d d i t i o n a l  d e l a y  
c a u s e d  b y  t h e  f i l t e r i n g  a l g o r i t h m ,  o n l y  a f t e r  t h e  p h a s e  a n a l y s i s  h a s  b e e n  c o m p l e t e d  
i s  t h e  i n p u t  s i g n a l  d i g i t a l l y  f i l t e r e d .
*/
/*
I n c l u d e  ( f u n c t i o n a l  d e p e n d e n t )  f i l e s
*/
# i n c l u d e  < c 6 x . h >  
t i n c l u d e  " c 6 7 1 1 d s k . h "
/*
F u n c t i o n  p r o t o t y p e s
*/
v o i d  t r a n s _ r e c _ s a m p l e ( v o i d ) ;
v o i d  s h i f t _ i n p u t ( v o i d ) ;
i n t  f r e q _ a n a l ( i n t  d e l a y ) ;
v o i d  p h a s e _ a n a l ( i n t  r a n g e ) ;
v o i d  v o l t _ a n a l ( i n t  r a n g e ) ;
v o i d  d i s p l a y ( f l o a t  v a r ,  i n t  o p t i o n ) ;
v o i d  f i l t e r ^ i n i t ( v o i d ) ;
s h o r t  f i r _ _ f i l t e r  ( s h o r t  i n p u t ,  i n t  s h i f t )  ; 
/*
S y m b o l i c  c o n s t a n t s  d e f i n e d
*/
# d e f i n e  M EM _SRC1 0 x 0 0 0 0 6 0 0 0  / *  S o u r c e  a d d r e s s  ( i n t e r n a l  m e m o r y )  f o r  t r a n s f e r  N o . l  * /
# d e f i n e  MEM^_DST1 OxBOOOOOOO / *  D e s t i n a t i o n  a d d r e s s  (E M IF _ C E 3 )  f o r  t r a n s f e r  N o . l  * /
# d e f i n e  M EM _SRC2 O x B 0 0 0 0 0 0 0  / *  S o u r c e  a d d r e s s  (E M IF _ C E 3 )  f o r  t r a n s f e r  N o . 2  * /
# d e f i n e  M EM _DST2 OxOOOOAOOO / *  D e s t i n a t i o n  a d d r e s s  ( i n t e r n a l  m e m o r y )  f o r  t r a n s f e r  N o . 2  * /
# d e f i n e  E L _C 0U N T  3 5 0 0  / *  E l e m e n t  c o u n t  f o r  t r a n s f e r  * /
# d e f i n e  E M IF _ C E 3  0 x 0 1 8 0 0 0 1 4  / *  E M IF  c h i p  e n a b l e  N o . 3  c o n t r o l  r e g i s t e r  a d d r e s s  * /
# d e f i n e  C O EF 4 5  / *  N u m b e r  o f  F I R  f i l t e r  c o e f f i c i e n t s  * /
E x t e r n a l  & g l o b a l  d a t a  v a r i a b l e s
*/
e x t e r n  i n t  s h i f t  v a l ; / *  D e f i n e s  t h e  r i g h t  s h i f t i n g  i n  t h e  Q .N  f o r m a t * /
e x t e r n  s h o r t  h [ C O E F ] ; / *  F I R  c o e f f i c i e n t s * /
s h o r t  R— i n [ C O E F ] ; / *  F i l t e r  d e l a y  l i n e * /
i n t  p a s s ; / *  N u m b e r  o f  w a v e f o r m  c y c l e s  s u c c e s s f u l l y  a n a l y s e d * /
i n t  g a i n = 5 ; / *  G a i n  v a l u e  a s s o c i a t e d  w i t h  t h e  s p e c i f i c  i n p u t * /
/ *  c h a n n e l  u s e d ,  C h # l  -  g a i n  x 5  S C h # 2  -  g a i n  x 5 0 * /
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F u n c t i o n :  t r a n s _ r e c _ s a m p l e ( )
D e s c r i p t i o n :  T r a n s m i t s  d a t a  f r o m  i n t e r n a l  m e m o ry  t o  e x t e r n a l ,  p e r i p h e r a l  d e v i c e  a n d  r e c e i v e s
r e t u r n e d  d a t a  f r o m  t h e  E M IF  b a c k  t o  i n t e r n a l  m e m o ry .
I n p u t s :  -
O u t p u t s :
R e t u r n s :
v o i d  t r a n s  t e c  s a m p l e ( v o i d ) I
u n s i g n e d  i n t  I..OC 0 ;
f o r ( L O C -O ;L O C C -E L C O U N T -1 ; L O C + - 4 ) (
• ( u n s i g n e d  i n t  • )  MEM D S T 1  =  ‘ ( u n s i g n e d  i n t  ■ ) (M EM  S R C 1 +  I . O C ) ; 
• ( u n s i g n e d  i n t  * ) (M E M D S T 2  +  LO C ) -  ' ( u n s i g n e d  i n t  * )M E M _ S R C 2 ;
I
r e t u r n ;
) / *  e n d  t r a n s _ r e c _ s a m p l e  • /
F u n c t i o n :  s h i f t _ i n p u t ( )
D e s c r i p t i o n :  S a m p le  d a t a  s h i f t e d  t o  c o r r e c t l y  r e p r e s e n t  1 0 - b i t  i n p u t  w i t h  l s b .
I n p u t s :
O u t p u t s :
R e t u r n s :
v o i d  s h i f t _ i n p u t ( v o i d ) (
u n s i g n e d  i n t  I .0 C  =  0 ,  ' x ,  o r g v a l ;
f o r ( L O C -O ;L O C < « E L _ C O U N T - 1 ; L 0 C + + ) (
x -  ( u n s ig n e d - in t * ) M E M _ D S T 2 + L O C ;  
i f ( g a i n —> 5 0 )
o r g  v a 1=  * X 6  0 x 0 0 0 0 0 3  F F ;  
e l s e !
o r g _ v a l - ‘ x ! . 0 x 0 3 F F 0 0 0 0 ;  
o r g _ v a  l « o r g _ v a l » l  6  ;
I
‘ x —o r g _ v a l ;
)
r e t u r n ;
I /*  e n d  s h i f t i n p u t  • /
/ •  D e p e n d in g  o n  t h e  c h a n n e l  i n  o p e r a t i o n ,  ( e i t h e r  C h B l * /  
/ *  w i t h  g a i n  s e t  t o  5 0  o r  C h # 2  w i t h  g a i n  s e t  t o  5 )  * /
/ •  o n l y  t h e  r e s p e c t i v e  1 0 - b i t  i n t e r f a c e d  d a t a  l i n e s  w i l l  * /  
/ *  b e  c o n s i d e r e d ,  a l l  t h e  o t h e r  d a t a  l i n e s  a r e  i g n o r e d .  • /  
/ *  A n  a d j u s t m e n t  i s  a l s o  m a d e  w h ic h  a l l o w s  t h e  s e l e c t e d  ' /  
/ *  1 0 - b i t  d a t a  t o  b e  m o r e  a p p r o p r i a t e l y  r e p r e s e n t e d .  * /
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/*
F u n c t i o n : f r e q  a n a l ( )
D e s c r i p t i o n : A n a l y s e s  a  s i g n a l  *s  f u n d a m e n t a l  f r e q u e n c y  b y  r e c o r d i n g  t h e  a v e r a g e  n u m b e r  o f
s a m p l e s  p e r  c y c l e
I n p u t s : c o e f  =  n u m b e r  o f  f i l t e r  c o e f f i c i e n t s
O u t p u t s  : -
R e t u r n s  : t o t  =  t o t a l  n u m b e r  o f  s a m p l e s  p e r  c y c l e
*/
i n t  f r e q ^ a n a l ( i n t  c o e f ) {
u n s i g n e d  i n t  LOC = 0 ,  * x ;  
i n t  d e l a y , s a m p l e [ 2 ] = { 0 , 0 } , p o s = 0 , n e g = 0 ;  
i n t  t o t = 0 , t o t 9 = 0 , t y p e ; 
f l o a t  r e f , f r e q ;
p a s s = 0 ;
/*
d e l a y = c o e f ;  / *
f o r  ( L 0 C = d e l a y ; L 0 C < = E L _ _ C 0 U N T -1 ;  L 0 C + + ) { / *
x  =  ( u n s i g n e d  in t* ) M E M _ D S T 2 + L 0 C ;  
s a m p l e [ 0 ] = * x ;
i f  ( s a m p l e [ 0 ] < 5 1 2 }  / *
+ + n e g ;  / *
e l s e  / *
+ + p o s ;  / *
i f ( s a m p l e [ 0 ] > = 5 1 2  && s a m p l e [ 1 ] < 5 1 2 ) {
+ + p a s s ;
t o t = p o s + n e g - l ;
r e f = c e i l ( ( f l o a t ) ( t o t * 0 . 3 5 ) ) ;  
i f ( n e g < = r e f  | |  p o s < = r e f ) {  
p a s s = 0 ;
t o t 9 = 0 ;  / *
} /*
e l s e  / *
t o t 9 + = t o t ;  / *
i f ( t o t < = 9 )  / *
p a s s = 0 ;  / *
i f ( p a s s = 9 ) {  / *
i f ( g a i n = = 5 0 ) {
p u t s  ( " C h # l  ( x 5 0 )  S i g n a l  R e s u l t s ' 1) ;  
p u t s ( "  " ) ;
}
e l s e i
p u t s ( " C h # 2 ( x 5 )  S i g n a l  R e s u l t s " ) ; 
p u t s ( "  " ) ;
}
p u t s ( " F r e q u e n c y ( k H z ) : " ) ; / * T h e  s a m p l e s  o f  9  s u c c e s s i v e  c y c l e s  a r e  u s e d * /
f r e q = ( 2 e 6 ) / ( t o t 9 / 9 . 0 ) ; / * i n s t e a d  o f  a  s i n g l e  c y c l e  i n  a n  e f f o r t  t o * /
t y p e = 0 ; / * c o m p l e t e l y  d e s c r i b e  o r  c o v e r  a n  e x p e c t e d  w a v e f o r m * /
d i s p l a y ( f r e q ,  t y p e ) ; / * w i t h  a  w h o l e  n u m b e r  o f  s a m p l e s . * /
b r e a k ; / * E . g .  T h e  e x p e c t e d  n u m b e r  o f  s a m p l e s  r e q u i r e d  t o * /
} / * a c c o m m o d a t e  a  3M Hz s i g n a l  s h o u l d  n e e d  1 0 0  s a m p l e s * /
p o s —1 ; / * o v e r  9 c y c l e s ,  w i t h  a  s a m p l i n g  r a t e  o f  1 0 0 / 3  M S P S , * /
n e g = 0 ; / * C o n s i d e r i n g  a  l o w e r  n u m b e r  o f  c y c l e s  c o u l d  r e s u l t * /
> / * i n  s o m e  s i g n a l  d a t a  l o s s  w i t h  p a r t  o f  a  w a v e f o r m * /
s a m p l e [ 1 ] = s a m p l e [ 0 ] ; / * b e i n g  l e f t  u n s a m p l e d  a n d  t h e r e f o r e  c o u l d  c a u s e  a n * /
} / * u n n e c e s s a r y  e r r o r  i n  t h e  f r e q u e n c y  c a l c u l a t i o n . * /
r e t u r n  t o t ; / * T h e  d i s p l a y ()  f u n c t i o n  i s  a l s o  c a l l e d  a f t e r  t h e * /
/ * m e a s u r e d  p r o p e r t y  ( i n c l u d i n g  u n i t s )  h a v e  b e e n * /
/ *  e n d  f r e q _ a n a l  * / / * i n d i c a t e d  w i t h i n  t h e  s t a n d a r d  o u t p u t  w i n d o w . * /
P h a s e  d e l a y  i s  a  f u n c t i o n  o f  t h e  n u m b e r  o f  * /
c o e f f i c i e n t s  u s e d ,  h e n c e  o n l y  s a m p l e s  s u c c e e d i n g  * /  
t h i s  d e l a y  a r e  a n a l y s e d .  * /
T h e  t o t a l  n u m b e r  o f  s a m p l e s  p e r  c y c l e  a r e  * /
d e t e r m i n e d  b y  u s i n g  t h e  m i d - r a n g e  v a l u e  a s  a  * /
c r o s s i n g - p o i n t  a n d  t h e r e f o r e  i n d i c a t e  t h e  * /
s t a r t / e n d  o f  a  c y c l e .  * /
T h e  s a m p l e  c o u n t  i s  r e s e t  i f  a n  u n e x p e c t e d  o r  * /
o u t  o f  r a n g e  s i g n a l  i s  e n c o u n t e r e d .  * /
B y  k n o w i n g  t h e  E M I F 's  s a m p l i n g  r a t e ( F s =  2 M S P S ) * /
& t h e  n u m b e r  o f  s a m p l e s  r e c o r d e d  o v e r  a  s p e c i f i e d  * /  
n u m b e r  o f  c y c l e s  ( 9 ) ,  a  s i g n a l ' s  f u n d a m e n t a l  * /
f r e q u e n c y  c a n  b e  f o u n d :  * /
s i g n a l  f r e q  =  F s  /  n o .  o f  s a m p l e s  p e r  c y c l e  + /
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/*
F u n c t i o n : p h a s e _ _ a n a l  ()
D e s c r i p t i o n  ? A  s i g n a l ' s  p h a s e  d e l a y  i s  d e t e r m i n e d  b y  a n a l y s i n g  t h e  w a v e f o r m ' s  m i d - v a l u e  c r o s s i n g
p o i n t  a n d  c o m p a r e s  t h i s  p o i n t  t o  t h e  g e n e r a t e d  r e f e r e n c e  s i g n a l .
I n p u t s : s a m p l e  t o t  = t o t a l  n u m b e r  o f  s a m p l e s  p e r  c y c l e
O u t p u t s : *
R e t u r n s :
* /
v o i d  p h a s e _ a n a l ( i n t  s a m p l e _ t o t ) {
u n s i g n e d  i n t  L 0 c = 0 , * x ;
i n t  s a m p l e [ 2 ] = { 0 , 0 } , i = 0 , t y p e ;
f l o a t  p h a s e ;
f o r ( L 0 c = 0 ; L O C < = s a m p l e _ t o t - l ; L O C + + ) {
x  =  ( u n s i g n e d  i n t * ) M E M _ D S T 2 + L 0 C ; 
s a m p l e [ 0 ] = * x ;
i f  ( s a m p l e >i_ t o t < = 8  I | s a m p l e _ t o t > = 7 5 0 )  
b r e a k ;
e l s e  i f ( s a m p l e [ 0 ] > = 5 1 2  && s a m p l e [ 1 ] < 5 1 2 ) {  
p h a s e  =  ( ( i —1 ) / 2 ) * 1 0 0 0 ;  
p u t s ( " P h a s e  D e l a y ( n s ; 
p h a s e = ( i n t ) ( p h a s e ) ; 
t y p e = l ;
d i  s p l a y (p h a s e ,  t y p e ) ;  
b r e a k ;
}
++i?
s a m p l e [ 1 ] = s a m p l e [ 0 ] ;
}
/ *  N u m b e r  o f  i t e r a t i o n  c o u n t e d  r e l a t e s  t o  * /
/ *  n u m b e r  o f  s a m p l e s  w h i c h  i n  t u r n  d e t e r m i n e s  * /
/ *  a n y  t i m e  d e l a y .  * /
r e t u r n ;
} / *  e n d  p h a s e  a n a l  * /
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/*
F u n c t i o n :  v o l t _ a n a l ( )
D e s c r i p t i o n :  A  s i g n a l ' s  m e a n  p e a k - t o - p e a k  v o l t a g e  i s  d e t e r m i n e d  b y  a n a l y s i n g  t h e  w a v e f o r m 's
m a x im u m  & m in im u m  l e v e l s  o v e r  a  s e t  n u m b e r  o f  c y c l e s .
I n p u t s :  s a m p l e t o t  -  t o t a l  n u m b e r  o f  s a m p le s  p e r  c y c l e
O u t p u t s :
R e t u r n s  :
♦/
v o i d  v o l t a n a l ( i n t  s a m p le  t o t ) (
u n s i g n e d  i n t  L O C » 0 ,1 .0 C 1 - 0 ,  * x ;  
i n t  s a m p l e ( 2 ) " ( 5 1 2 , 5 1 2 ) ,  1 ,  N - 9 ;  
i n t  m a x « 5 1 2 ,m i n “ 5 1 2 ,  p  t o _ p - ( ) ,  t y p e ;
f o r  ( I . 0 c = 5 0 ; L 0 C O E L  C O U N T -1 .-L 0 C + + ) ( 
x  -  ( u n s i g n e d  in t ' ) M E M _ D S T + L O C ;  
s a m p l e l O ] - * x ;  
i f ( s a m p l e ¡ 0 ] > - 5 1 2  t s  s a m p l e l 1 ) < 5 1 2 ) I 
f o r ( 1 = 0 ; 1 < “ N - 1 ; + + i ) (
f o r ( L O C l= L O C ; L O C l < = s a m p l e _ t o t + L O C ; L O C 1 + + ) (  
x  = ( u n s i g n e d  i n t * ) MEM D S T + I.O C 1 ;  
i f ( * x > m a x )  
n ia x ^ ’ x ;  
i f ( * x < m i n )  
m i n - * x ;
I
L 0 C - L 0 C 1 ;  
p  t o _ p + - m a x - r a i n ;  
m a x -> 5 1 2 ;  
m i n - 5 1 2 ;
1
b r e a k ;
1
s a m p l e | 1 ] - s a m p l e ) 0 1 :
)
i = 0 ;
w h i l e ( i < l ) (
++I;
i f ( p a s s < 9 )  
b r e a k ;
i f ( s a m p l e  t o t < - 8 1 I s a m p L e _ t o t >  7 5 0 )  
b r e a k ;  
e l s e (
p u t s ( " V p - p ( m V ) : " ) ;  
i f  ( g a i n — 5 0 )
p _ t o _ p « p _ t o _ p / ( N * 5 0 ) ;
e l s e
p _ t o _ p - p _ t o _ p / ( N * 5 )  ;  
t :y p e  1 ;
d i s p l a y ( p _ t o _ p , t y p e )  ; 
p u t s ( "  " ) ;  
p u t s ( "  " ) ;
/ *  T h e  o m i t t e d ,  i n i t i a l  f i l t e r e d  d a t a  w h ic h  p o s s i b l y  
/ *  i n c l u d e s  som e t r a n s i e n c e  h a s  b e e n  e x t e n d e d  b e y o n d  
/ *  t h e  e x p e c t e d  p h a s e  d e l a y  p e r i o d .  T h i s  i s  
/ *  p e r f o r m e d  t o  e n s u r e  t h a t  t h e  p e a k - t o - p e a k  v o l t a g e  
/ •  r e s u l t  i s  l i m i t e d  t o  t h e  s i g n a l ' s  s t e a d y - s t a t e  
/ *  r a n g e .
T h e  p e a k - t o - p e a k  v o l t a g e  o f  a  s e t  n u m b e r  o f  
w a v e f o r m s  a r e  sum m ed t o g e t h e r .  T h e  m a x im u m  & 
m in im u m  l e v e l s  a r e  r e s e t  f o r  e a c h  c y c l e .  T h e  m e a n  
V p - p  i s  t h e n  d i s p l a y e d  w i t h  a n  a p p r o p r i a t e  c o m m e n t  
w i t h  u n i t s  i n c l u d e d .  T h i s  m e a n  r e s u l t  s h o u l d  
c o m p e n s a t e  f o r  a n y  e x c e s s  s i g n a l  n o i s e .
T h e  i n i t i a l  i f  s t a t e m e n t  i s  r e q u i r e d  o n l y  o n c e  t o  
i n d i c a t e  t h e  s t a r t i n g  p o i n t  o f  t h e  v o l t a g e  
m e a s u r e m e n t ,  h e n c e  a  b r e a k  co m m an d  I s  c a l l e d  t o  
p r e v e n t  t h e  r e c o r d e d  v o l t a g e  m e a s u r e m e n t  f r o m  
b e i n g  o v e r w r i t t e n  a n d  s u i t a b l e  c a u s e s  a n  
u n c o n d i t i o n a l  e x i t  f r o m  t h e  p r i m a r y  f o r  l o o p .
I f  t h e  t a r g e t e d  9 s u c c e s s i v e  p e r i o d i c  w a v e fo r m s  
w i t h i n  r a n g e  a r e  n o t  f o u n d ,  t h e  p o t e n t i a l l y  
e r r o n e o u s  v o l t a g e  r e s u l t  i s  i g n o r e d .  B y  u s i n g  t h e  
s a m p le s  p e r  c y c l e  v a l u e ,  u p p e r  a n d  l o w e r  s i g n a l  
f r e q u e n c y  l i m i t s  a r e  s e t  a t  a p p r o x .  3M H z i  3 0 k l lz  
r e s p e c t i v e l y .  V o l t a g e  r e s u l t s  r e l a t i n g  t o  s i g n a l s  
a t  f r e q u e n c i e s  b e y o n d  t h e  e x p e c t e d  m e a s u r e m e n t  
r a n g e  a r e  r e j e c t e d .
1
I
r e t u r n ;
I  / *  e n d  v o l t  a n a l  * /
I 176
/*
F u n c t i o n :  d i s p l a y ()
D e s c r i p t i o n :  T o  d i s p l a y  r e s u l t s  b y  u t i l i s i n g  t h e  s t a n d a r d  o u t p u t  ( s t d o u t )  w i n d o w  t h i s  f u n c t i o n
c o n v e r t s  m e a s u r e d  d e c i m a l  r e s u l t s  i n t o  t h e  a p p r o p r i a t e  s t r i n g  c h a r a c t e r  f o r m a t .  
I n p u t s t ;  v a r  =  v a r i a b l e  r e s u l t  ( e . g .  f r e q u e n c y  i n  k H z  o r  p - p  v o l t a g e  i n  u n i t s  o f  mV)
o p t i o n  =  f i x e d  o r  f l o a t i n g - p o i n t  d i s p l a y  o p t i o n s  
O u t p u t s  : -
R e t u r n s  : -
*/
v o i d  d i s p l a y ( f l o a t  v a r ,  i n t  o p t i o n ) {
c h a r  s t r i n g [ 8 ] ; / * T o  d i s p l a y  a  m a x im u m  o f  4 s i g n i f i c a n t  f i g u r e s  b e f o r e  a n d  2 * /
i n t  i , j , k , x , y ; / * a f t e r  t h e  d e c i m a l  p o i n t ,  i n t e g e r  a n d  r e a l  n u m b e r  v a r i a b l e s * /
f l o a t  t m p , t m p 2 ; / + a r e  d e c l a r e d . * /
i f  ( o p t i o n = 0 )  { / * T w o p r i m a r y  d i s p l a y  t y p e  o p t i o n s  a r e  a v a i l a b l e ;  o p t i o n  0  i s * /
t m p  =  v a r  /  1 0 0 0 0 0 0 ; / * u s e d  t o  d i s p l a y  f l o a t i n g - p o i n t  v a r i a b l e s ,  w h i l e  o p t i o n  1 * /
t m p 2  =  v a r  /  1 0 0 0 ; / * a p p l i e s  t o  i n t e g e r - t y p e  v a r i a b l e s ,  a s  r e q u i r e d . * /
}
e l s e {
t m p  =  v a r  /  1 0 0 0 ;
t m p 2 =  0 ; / * T h e  r e a l  tm p  v a l u e  i s  c o n v e r t e d  i n t o  i t s  i n t e g e r * /
} / * r e p r e s e n t a t i o n  c a u s i n g  t h e  d i g i t s  b e l o w  t h e  d e c i m a l  p o i n t  t o * /
x  = ( i n t ) t m p ; / * b e  r e m o v e d ,  a s  i s  a l s o  t h e  c a s e  f o r  t h e  tm p 2  v a r i a b l e . * /
y  = ( i n t ) t m p 2 ; / * H e n c e ,  s t r i n g [ 0 ]  w i l l  t h e r e f o r e  i n i t i a l l y  r e p r e s e n t  t h e  A S C I I * /
s t r i n g [ 0 ]  = x  + ’ O ' ; / * c o d e  f o r  t h e  t h o u s a n d  d i g i t  ( t h o u s a n d  k H z  f  t h o u s a n d  m V ) . * /
f o r ( i = l  ; i < = 3  ;  i + + )  { / * T h e  f i r s t  f o r  l o o p  i s  u s e d  t o  d i s p l a y ,  t h e  h u n d r e d ,  t e n  a n d * /
t m p  =  ( tm p  -  x )  *  1 0 ; / * o n e  d i g i t s .  W i t h i n  t h e  b r a c k e t s  o f  t h e  i n i t i a l  s t a t e m e n t * /
x  = (i n t ) t m p ; / * o f  t h e  f o r  l o o p ,  t h e  t h o u s a n d  i n t e g e r  d i g i t  i s  s u b t r a c t e d * /
s t r i n g [ i ]  =  x  +  ' O ' ; / * f r o m  i t s  f l o a t i n g  p o i n t  v a l u e  w h i c h  c a u s e s  t h e  r e m a i n i n g  m o s t * /
> / * s i g n i f i c a n t  h u n d r e d s  d i g i t  b e i n g  b e l o w  t h e  r a d i x  p o i n t . * /
s t r i n g [ 4 ]  =  ' .  '  ; / * T h e r e f o r e  *  b y  1 0  a n d  t h e n  f i n d i n g  t h e  i n t e g e r  v a l u e  w i l l * /
f o r ( j = 5  ;  j < = 6  ;  j + + )  { / * g i v e  t h e  s u i t a b l e  h u n d r e d s  v a l u e  o n l y ,  t h e  s a m e  l o o p * /
t m p 2  ‘ ( tm p 2  -  y )  + 1 0 jt / * c o n t i n u e s  t o  f i n d  t h e  t e n s  & o n e s  d i g i t . T h e  s e c o n d  f o r  l o o p * /
y  =  ( i n t ) t m p 2 ;  
s t r i n g [ j ]  =  y  +  ’ O ' ;
>
s t r i n g [ 7 ]  =  T\ 0 ' ;  
i f ( o p t i o n = = l ) { 
f o r ( k = 4 ; k < = 7 ; k + + )
S t r i n g [ k ]  — ' \0';
}
i f ( s t r i n g [0] = =  ' 0' )  { 
f o r ( k = 0 ; k < = 7 ; k + + )
s t r i n g [ k - 1 ]  =  s t r i n g [ k ] ;  
i f ( s t r i n g [ 0 ]  = =  ' 0 ' )  { 
f o r (k=0;k<=6;k++)
s t r i n g t k - 1 ]  =  s t r i n g [ k ] ;
}
e l s e  {
f o r ( k = 0 ; k < = 6 ; k + + )
s t r i n g [ k ]  =  s t r i n g [ k ] ;
}
}
e l s e  {
for(k=0;k<=7;k++)
s t r i n g [ k ]  =  s t r i n g [ k ] ;
}
p u t s  ( s t r i n g )  ;  / *  F i n a l l y  a n o t h e r  f u n c t i o n  i s  c a l l e d  t o  w r i t e  t h e  s t r i n g  o f  * . /
/ *  c h a r a c t e r s  i n  t h e  s t a n d a r d  o u t p u t  ( s t d o u t )  w i n d o w .  * ./
r e t u r n ;
} / *  e n d  d i s p l a y  * /
/ * r e p e a t s  t h e  p r e v i o u s  p r o c e d u r e f o r  t h e  d i g i t s  b e l o w  t h e * /
/ * d e c i m a l  p o i n t ,  ' O ’ i s  a d d e d  t o t h e s e  d i g i t s  t o  g i v e  t h e i r * /
/ * A S C I I  c o d e  c h a r a c t e r  v a l u e s . * /
/ * T h e  c o n d i t i o n a l  s t a t e m e n t s  a r e i n c l u d e d  t o  a l l o w  t h e  m o s t * /
/ * s i g n i f i c a n t  n o n - z e r o  f i g u r e  t o b e  d i s p l a y e d  f i r s t ,  w h i l e * /
/ * r e m o v i n g  a n y  u n n e c e s s a r y  d i g i t s  b e l o w  t h e  d e c i m a l  p o i n t . * /
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/*
F u n c t i o n :  f i l t c £ _ i n i . t  (  )
D e s c r i p t i o n :  I n i t i a l i s a t i o n  o f  t h e  f i l t e r  v a r i a b l e
I n p u t s :  c o e f  -> n u m b e r  o f  f i l t e r  c o e f f i c i e n t s
O u t p u t s : :  -
R e t u r n s :
•/
v o i d  f i l t e r  i n i t  ( v o i d )
I
i n t  1 ;
f o r  ( 1 = 0 ;  l « * C O E Pi 1 + + )  
R _ i n I i 1 - 0  ;
r e t u r n ;
) / *  e n d  f i l t e r i n i t  * /
/*
F u n c t i o n  : 
D e s c r i p t i o n  : 
I n p u t s :
O u t p u t s :
R e t u r n s :
f i r _ f i l t e r ( )
S a m p le  b y  s a m p le  F I R  f i l t e r i n g
I n p u t  -  i n p u t  s a m p la  t o  t h e  f i l t e r
s h i f t  =  d e f i n e s  t h e  Q .N  f o r m a t ,  s h i f t  t h e  p r o d u c t  r i g h t  b y  1 5  b i t s
te m p f i l t e r e d  s a m p l e
s h o r t  f i r f i l t e r  ( s h o r t  i n p u t ,  i n t  s h i f t )
I
i n t  i ;  
s h o r t  te m p ;  
i n t  A c c ;
f o r  U = C O E F - l ;  i > 0 ;  i — )
R _ i n [ i ] - R  i n l i - l ) ;
R i n [ 0 ]  =  i n p u t ;
A c c  -  0 ;
f o r  ( i = 0 ;  K C O E F ;  i + + )
A c c  + -  ( I n t ) ( s h o r t ) h ( i l  *  ( i n t ) ( s h o r t ) R _ i n [ i ) ;  
te m p  •= ( s h o r t )  ( A c c > > s h i f t )  ;
r e t u r n  te m p ;
I  / ■  e n d  f i r  f i l t e r  * /
/ *  S h i f t  d e l a y  s a m p le s  V
/ *  U p d a t e  m o s t  r e c e n t  s a m p le  * /
/ *  Sum  o p e r a t i o n  i n  C  
/ '  O u t p u t  i n  1 6 - b i t  f o r m a t
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M a in  p r o g r a m m e  
*/
v o i d  m a i n ( v o i d ) (
u n s i g n e d  i n t  L O O O , * x r * y ;  
i n t  s a m p l G _ l e n , m o d _ v a l ;  
s h o r t  t e m p , o u t p u t ;
M i n t  ♦ ) E M IK _ C E 3  *■ 0 x 2 0 C 2 0 3 2 0 ;
while(1)(
t r a n s  t e c s a m p l e ():  
s IH  f t  i n p u t  ( )  ; 
f i l t e r i n i t ( ) ;
s a m p le  I o n  *  f r e q a n a l ( C O E F ) ; 
p h a s e _ a n a l ( s a m p l e _ l e n ) ; 
v o l t  a n a l ( s a m p l e  l e n ) ;
/ *  M a in  p r o g r a m m e  v a r i a b l e s  d e c l a r e d ,  t h e  K M IF  C E 3  c o n t r o l  
/ •  r e g i s t e r  i s  c o n f i g u r e d  w i t h  tw o  s e t u p ,  t h r e e  s t r o b e  t  z e r o  
/ *  h o l d  r e a d / w r i t o  c lo c k (E L C K O U T )  c y c l e s .  T h e r e f o r e  s a m p le  
/ *  r a t e  i s  2 M S P S  d u e  t o  t h i s  a c t i v e  r e a d / w r i t e  p e r i o d  o f  
/ *  1 0 0 n s  ( 1 0  c y c l e s / l O O M H z )  b e i n g  c o m b in e d  w i t h  t h e  i n h e r e n t  
/ *  i n a c t i v e  CPU p e r i o d  b e t w e e n  s u c c e s s i v e  r e a d / w r i t e  co m m an d s  
/ *  b e i n g  4 0 0 n s  ( 1 5 * 4 / 1 5 0 M H z ) ,  w i t h  t h i s  d a t a  t r a n s f e r  m e t h o d .  
/ *  D a t a  t r a n s f e r r i n g
/ •  1 0 - b i t  i n p u t  d a t a  s e l e c t e d  i  f i t t i n g l y  a d j u s t e d
/ *  I n i t i a l i s e  t h e  F I R  f i l t e r  v a r i a b l e
/ *  I n p u t  s i g n a l ’ 3  f r e q u e n c y  c a l c u l a t e d  t  d i s p l a y e d
/ *  P h a s e  d e l a y  b e t w e e n  i n p u t  a n d  r e f e r e n c e  s i g n a l  c a l c u l a t e d
/* I n p u t  s i g n a l ' s  m e a n  V p - p  c a l c u l a t e d  & d i s p l a y e d
f o r  (L O C -O ;  L O C < = E L ._ C O U N T -1 ;  L O C i ♦ )  ( 
x  -  [ u n s i g n e d  i n t * ) M E M _ D S T 2 + L 0 C ;  
te m p  -  ( s h o r t ) ( * x  s O x f f f f ) ;  
o u t p u t  -  f i r _ f i l t e r ( t e m p , s h i f t _ v a l ) ; 
i f ( o u t p u t > 1 0 2 3 )  
o u t p u t - 1 0 2 3 ;  
e l s e  i f ( o u t p u t < 0 )  
o u t p u t = 0 ;
e l s e
o u t p u t - o u t p u t ;
* x  -  o u t p u t ;
)
/ *  S a m p le  b y  s a m p le  f i l t e r i n g  w i t h  s i g n a l  l i m i t s  s e t  • /
f o r ( I iO C -O ; L O C < » E L _ C O U N T -1 ;  U 3 C + + ) ( / *  F i l t e r  d e l a y  c o n s i d e r e d
x  =  ( u n s i g n e d  in t * ) M E M _ D S T 2 + L O C + ( ( C O E F - 1 ) / 2 ) ;  
y  -  ( u n s i g n e d  in t * ) M E M _ D S T 2 + I ,O C ;  
m o d _ v a l = * x ;
•y = m o d  v a l ;
)
1
) / *  e n d  m a in  p r o g r a m m e  * /
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A.4.7 datain_phase+_pcb.c
F i l e n a m e : d a  t a _ i r r j > l i a s e + _ _ p e b . c
D e s c r i p t i o n :  T h i s  p r o g r a m m e  d e t e r m i n e s  t h e  p h a s e  d i f f e r e n c e  b e t w e e n  tw o  i n d e p e n d e n t  i n p u t
s i g n a l s .  T h e  c a l c u l a t e d  r e s u l t  i s  d i s p l a y e d  i n s t a n t l y  i n  r e a l - t i m e .  T h e  f r e q u e n c y  
a n d  a m p l i t u d e  o f  e a c h  s i g n a l  i s  a l s o  c a l c u l a t e d  a n d  d i s p l a y e d ,  a f t e r  t h e  s i g n a l s  
h a v e  b e e n  d i g i t a l  f i l t e r e d .
/*
I n c l u d e  f i l e s
*/
♦ i n c l u d e  < c 6 x . h >
» d e f i n e  C K Î P 6 7 1 1  / *  D S P  c h i p  d e f i n e d  * /
II i n c l u d e  < c o l . h >
» i n c l u d e  < e $ l_ e d m a . h >
» i n c l u d e  < c s l _ d a t . h >
» i n c l u d e  < s t d l o . h >
» i n c l u d e  < m a t h . h >
» i n c l u d e  “ c 6 7 1 1 d s k . h "
/*
F u n c t i o n  p r o t o t y p e s
V
v o i d  s u b m i t  q d m a ( v o i d ) ;
v o i d  a d j u s t  i n p u t ( v o i d ) ;
f 1o a t  £ r e q  a n a l ( v o i d ) ;
v o i d  p h a s e a n a l ( f l o a t  r a n g e ) ;
v o i d  v o l t _ a n a l ( f l o a t  r a n g e ) ;
v o i d  d i s p l a y ! f l o a t  v a r ,  i n i  o p t i o n ) ;
v o i d  f i l t e r m i n i t ( v o i d ) ;
s h o r t  f i r  f i l t e r  ( s h o r t  i n p u t ,  i n t  s h i f t ) ;
/*
S y m b o l i c  c o n s t a n t s  d e f i n e d
*/
« d e f i n e  HEM  S R C  
« d e f i n e  M K M D S T  
« d e f i n e  E L C O U N T  
» d e f i n e  C O E F  
» d e f i n e  E M IF J É É 3
/*
E x t e r n a l  s g l o b a l  d a t a  v a r i a b l e s
e x t e r n  i n t  s h i f t ,  v a i ;  / *  D e f i n e s  t h e  r i g h t  s h i f t i n g  i n  t h e  Q .N  f o r m a t  * /
e x t e r n  s h o r t  h [C O E F J ;  / *  F I R  c o e f f i c i e n t s  * /
s h o r t  R _ i n I C 0 E F 1 ;  / *  F i l t e r  d e l a y  l i n e  * . /
I n t  p a s s ;  / *  N u m b e r  o f  w a v e f o r m  c y c l e s  s u c c e s s f u l l y  a n a l y s e d  * /
OxBOOOOOOO / *  S o u r c e  a d d r e s s  (E M IF _ C E 3 )  f o r  t r a n s f e r
0 x 0 0 0 0 7 0 0 0  / *  D e s t i n a t i o n  a d d r e s s  f o r  t r a n s f e r
0 x 2 3 0 0  / *  E le m e n t  c o u n t  f o r  t r a n s f e r
4 5  / *  N u m b e r  o f  F I R  f i l t e r  c o e f f i c i e n t s
0 x 0 1 8 0 0 0 1 4  / *  F .M IF  c h i p  e n a b l e  N o . 3  c o n t r o l  r e g i s t e r  a d d r e s s
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/*
F u n c t i o n :  s u b m i t q d m a ( )
D e s c r i p t i o n :  S u b m i t  a  QDMA r e q u e s t  t o  t r a n s f e r  t h e  s a m p le d  d a t a  t o  i n t e r n a l  ( L 2 ) m e m o ry .
I n p u t s :
O u t p u t s :  -
R e t u r n s :  -
v o i d  s u b m it  q d m a ( v o i d ) |
E D M A C o n f i g  c o n f i g ;  
c o n f i g . o p t  -  ( U i n t 3 2 )
( ( KO M A _O PT P R I  H IG H  
I (EDM A, 0 P T J 2 S IZ E  3 2 B I T  
I (E D M A _ 0 P T _ 2 D S _ N 0  
I (E D M A O P T S U M N O N E  
I (E D H A _ O P T _ 2 D D ~ N O  
I (E D M A _ O P T _ D U M _ IN C
I i e d m a _ o p t “ t c i n t _ n o
I t E  D M A O P T  T C C D E  FA U L T  
I (E D M A _ O P T [ . IN K _ N O  
[ (E D M A _ O P T _ F S J fE S
c o n f i g . s r c  ( u n s i g n e d  i n t  
c o n f i g . c n t  — ( u n s i g n e d  i n t  
c o n f i g . d s t  ■ ( u n s i g n e d  i n t  
c o n f i g . i d x  •* ( u n s i g n e d  I n t
E D M A q d r a a C o n f i g ( s c o n f i g ) ;
r e t u r n ;
) / *  e n d  s u b m i t  q m d a  * /
/ ♦
F u n c t i o n : a d j u s t  i n p u t ! )
D e s c r i p t i o n : S a m p le  d a t a  a d j u s t e d  t o  c o r r e c t l y  r e p r e s e n t  1 0 - b i t  d a t a  o f  e a c h  i n p u t  c h a n n e l .
I n p u t s : -
O u t p u t s : -
R e t u r n s : -
*/
v o i d  a d j u s t _ i n p u t ( v o i d ) (
u n s i g n e d  i n t  LOG =  0 ,  o r g _ v a l ; 
s h o r t  * x ;  
f l o a t  y ;
f o r  ( L O C -O ; L O C < = E L _ C O U N T - l ;  L 0 C + + )  ( 
x  =  ( s h o r t  * ) M E M D S T + L O C ;
o r g _ v a l - * x s 0 x 0 3 F F ;  / *  W i t h  b o t h  c h a n n e l s  b e i n g  u s e d  s i m u l t a n e o u s l y ,  e a c h  1 0 - b i t  * /
y o r g v a l ;  / •  s a m p le d  d a t a  m u s t  b e  c o n s i d e r e d  s e p a r a t e l y ,  w h i l e  t h e  * /
* x - ( s h o r t ) ( y ) ;  / ♦  r e m a i n i n g  u n u s e d  b i t s  a r e  i g n o r e d .  * /
)
r e t u r n ;
I  / *  e n d  a d j u s t  i n p u t  */
EDMA c h a n n e l  o p t i o n s  s e l e c t e d  ( 0 x 2 0 2 0 0 0 0 1 ) :  
H ig h  p r i o r i t y  EDMA t r a n s f e r ,  
3 2 - b i t  e l e m e n t  s i z e ,  
1 - d i m e n s i o n a l  s o u r c e ,
F i x e d  s o u r c e  a d d r e s s  m o d e ,  
1 - d i m e n s i o n a l  d e s t i n a t i o n ,  
I n c r e m e n t  d e s t i n a t i o n  a d d r e s s .  
T r a n s f e r  c o m p le t e  i n d i c a t o r  
d i s a b l e d ,  w i t h  n o  c o d e  s e t ,  
E v e n t  p a r a m e t e r  l i n k  d i s a b l e d ,  
F r a m e / b l o c k  s y n c h r o n i s e d .
« EDMA O PT P R I S H IF T  ) / *
« —EDMA O PT E S IZ E  S H IF T  ) / *
« ~E D M A ' o p t " 2 D S  S H IF T  ) / *
« EDMA "o p t SUM S H I F T  ) / •
« e d m a ' ‘ o p t ’ 2 D D  S H IF T  ) / *
« EDMA "o p t " DUM S H IF T  ) / »
« e d m a ""o p t " T C IN T  S H IF T  ) / *
« e d m a " o p t ""TC C S H IF T  ) / *
« e d m a ""o p t "' L I N K  S H IF T  ) / *
« e d m a ""o p t > S  S H IF T  ) ) ; / *
:)M E M _ S R C ; / •  S o u r c e  a d d r e s s  f o r  t r a n s f e r  (OxBOOOOOOO)
:)B L _ C O U N T ; / *  E le m e n t  c o u n t  f o r  t r a n s f e r  ( 0 x 0 0 0 0 2 3 0 0 )
: ) M E M _ D S T ; / *  D e s t i n a t i o n  a d d r e s s  f o r  t r a n s f e r  ( 0 x 0 0 0 0 7 0 0 0 )
: ) 0 ;  / *  E le m e n t  i n d e x  o f f s e t  a d d r e s s i n g  ( 0 x 0 0 0 0 0 0 0 0 )
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/
F u n c t i o n :  f r e q  a n a l ( )
D e s c r i p t i o n :  A n a l y s e s  t h e  f u n d a m e n t a l  f r e q u e n c y  o f  e a c h  i n p u t  s i g n a l  b y  r e c o r d i n g  t h e  a v e r a g e
n u m b e r  o f  s a m p l e s  p e r  c y c l e  
I n p u t s :  -
O u t p u t s : —
R e t u r n s :  s a m p  =* t o t a l  n u m b e r  o f  s a m p l e s  p e r  c y c l e
*/
f l o a t  f r e q _ _ a n a l  ( v o i d )  {
u n s i g n e d  i n t  LOC =  0 ;  
s h o r t  * x ;
i n t  s a m p l e [ 2 ] = { 0 , 0 } , p o s = 0 , n e g = 0 ;  
i n t  t o t = 0 , t o t 9 = 0 , t y p e ;  
f l o a t  r e f , f r e q , s a m p ;  
p a s s = 0 ;
f o r ( L O C = 0 ;L O C < = E L _ C O U N T - l ;L O C + = 2 ) { / *  C h a n n e l  N o . l ' s  s i g n a l  f r e q u e n c y  i s  n o w  d e t e r m i n e d * /
x  =  ( s h o r t* ) M E M _ D S T + L O C ; 
s a m p l e [ 0 ] = * x ;  
i f ( s a m p l e [ 0 ] < 5 1 2 )
+ + n e g ;
e l s e
+ + p o s ;
i f ( s a m p l e [ 0 ] > = 5 1 2  && s a m p l e [ 1 ] < 5 1 2 ) {
+ + p a s s ;
t o t = p o s + n e g - l ; / * T h e  t o t a l  n u m b e r  o f  s a m p l e s  p e r  c y c l e  a r e * /
r e f = c e i l ( { f l o a t ) ( t o t * 0 . 3 5 ) ) ; / * d e t e r m i n e d  b y  u s i n g  t h e  m i d - r a n g e  v a l u e  a s  a * /
i f ( n e g < = r e f  | |  p o s < = r e f ){ / * c r o s s i n g - p o i n t  a n d  t h e r e f o r e  i n d i c a t e  t h e * /
p a s s = p a s s - l ;
I
/ * s t a r t / e n d  o f  a  c y c l e . * /
t
e l s e / * B y  k n o w i n g  t h e  E M I F 's  s a m p l i n g  r a t e ( F s ~ 1 0 0 / 4 M S P S ) * /
t o t 9 + = t o t ; / * & t h e  n u m b e r  o f  s a m p l e s  r e c o r d e d  o v e r  a  s p e c i f i e d * /
i f ( t o t < = 9 ) / * n u m b e r  o f  c y c l e s  ( 9 ) ,  a  s i g n a l ' s  f u n d a m e n t a l * /
p a s s = 0 ; / * f r e q u e n c y  c a n  b e  f o u n d : * /
i f ( p a s s = = 9  && t o t 9 > = 6 0 ) { / * s i g n a l  f r e q  =  F s  /  n o . o f  s a m p l e s  p e r  c y c l e * /
s a m p = t o t 9 / 9 . 0 ;
p u t s ( " C h # l - F r e q u e n c y ( k H z ) : " ■ ) ; / * T h e  s a m p l e s  o f  9  s u c c e s s i v e  c y c l e s  a r e  u s e d * /
f r e q = 2 5 e 6 / ( t o t 9 / 9 . 0 ) ? / * i n s t e a d  o f  a  s i n g l e  c y c l e  i n  a n  e f f o r t  t o * /
t y p e = 0 ; / * c o m p l e t e l y  d e s c r i b e  o r  c o v e r  a n  e x p e c t e d  w a v e f o r m * /
d i s p l a y ( f r e q ,  t y p e ) ; / * w i t h  a  w h o l e  n u m b e r  o f  s a m p l e s . * /
t o t 9 = 0 ; / * E g .  T h e  e x p e c t e d  n u m b e r  o f  s a m p l e s  r e q u i r e d  t o * /
b r e a k ; / * a c c o m m o d a t e  a  3M Hz s i g n a l  s h o u l d  n e e d  1 0 0  s a m p l e s * /
} / * o v e r  9  c y c l e s ,  w i t h  a  s a m p l i n g  r a t e  o f  1 0 0 / 3 M S P S . * /
p o s = l ; / * C o n s i d e r i n g  a  l o w e r  n u m b e r  o f  c y c l e s  c o u l d  r e s u l t * /
n e g = 0 ; / * i n  s o m e  s i g n a l  d a t a  l o s s  w i t h  p a r t  o f  a  w a v e f o r m * /
} / * b e i n g  l e f t  u n s a m p l e d  a n d  t h e r e f o r e  c o u l d  c a u s e  a n * /
s a m p l e [ 1 ] = s a m p l e [ 0 ] ; / * u n n e c e s s a r y  e r r o r  i n  t h e  f r e q u e n c y  c a l c u l a t i o n . * /
}
p a s s = 0 ;
f o r ( L 0 C = 1 ; L O C < = E L _ C O U N T - l ;L O C + = 2 ) { / *  C h a n n e l  N o . 2 ' s  s i g n a l  f r e q u e n c y  i s  n o w  d e t e r m i n e d * /
x  =  ( s h o r t *  )MEM_JDST+LOC; 
s a m p l e [ 0 ] = * x ;  
i f ( s a m p l e [ 0 ] < 5 1 2 )
+ + n e g ;
e l s e
+ + p o s ;
i f ( s a m p l e [ 0 ] > = 5 1 2  && s a m p l e [ 1 ] < 5 1 2 ) {
+ + p a s s ;
t o t = p o s + n e g - l ;
r e f = c e i l ( ( f l o a t ) ( t o t * 0 . 3 5 ) ) ;  
i f ( n e g < = r e f  | |  p o s < = r e f ) {  
p a s s = p a s s - l ;
}
e l s e
t o t 9 + = t o t ;  
i f ( t o t < = 9 )  
p a s s = 0 ;  
i f ( p a s s = = 9  && t o t 9 > = 6 0 ) { 
s  a m p = t o t  9 / 9 . 0 ;
p u t s  ( " C h # 2 - F r e q u e n c y ( k H z )  : 11) ; 
f r e q = 2 5 e 6 / ( t o t 9 / 9 . 0 ) ;  
t y p e = 0 ;
d i s p l a y ( f r e q ,  t y p e ) ;  / *  T h e  d i s p l a y ( )  f u n c t i o n  i s  a l s o  c a l l e d  a f t e r  t h e  * /
t o t 9 = 0 ;  / *  m e a s u r e d  p r o p e r t y  i n c l u d i n g  u n i t s  h a v e  b e e n  * /
b r e a k ;  / *  i n d i c a t e d  w i t h i n  t h e  s t a n d a r d  o u t p u t  w i n d o w .  * /
}
p o s = l ;  
n e g = 0 ;
}
s a m p l e [ 1 ] = s a m p l e [ 0 ] ;
}
r e t u r n  s a m p ;
} / *  e n d  f r e q ^ a n a l  * /
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/*
f u n c t i o n  : p h a s e a n a l ( I
D e s c r i p t i o n :  D e t e r m in e s  t h e  p h a s e  d i f f e r e n c e  b e t w e e n  tw o  i n p u t  s i g n a l s
I n p u t s :  s a m p l e _ t o t  -  t o t a l  n u m b e r  o f  s a m p le s  p e r  c y c l e
O u t p u t s :
R e t u r n s :
v o i d  p h a s e a n a l ( f l o a t  s a m p le  t o t ) I
u n s i g n e d  i n t  L O O O ;
s h o r t  * x ,  s a m p le !  21 ■=! 5 1 2 , 5 1 2 )  ;
i n t  i = 0 , j “ 0 , t y p e ;
f l o a t  p h a s e ;
i o r ( y 5 C = 2 ; U > C < - ( s a m p i e _ t o t * 2 ) - l ; L O C + “ 2 )  t / *  N u m b e r  o f  I t e r a t i o n s  r e l a t e s  t o  t h e  ♦ /
x -  ( s h o r t * ) M E M _ D S T + IiO C ; / *  n u m b e r  o f  s a m p le s  b e f o r e  a  m i d - v a l u e  • /
s a m p le  1 0 1 = * x ;  / *  c r o s s i n g - p o i n t  i s  fo u n d  f o r  e a c h  s i g n a l  * /
i f ( s a m p i e _ t o t < = 8 | | s a m p l e _ t p t > ” 7 5 0 )  
b r e a k ;
e l s e  i f ( s a m p l e ! 0 ) > - 8 1 2  t s  s a m p l e ! 1 ) < 5 1 2 )  
b r e a k ;  
e l s e (
■ f + i ;
s a m p l e [ 1 1 = s a m p le 1 0  J ;
1
1
s a m p l e ( O ) - 5 1 2 ;  
s a m p l e d ]  = 5 1 2 ;
f o r ( L O C -3 ; L 0 C < = ( s a m p l e _ t o  t  *  2 ) - 1 ; L O C + = 2 ) (  
x  =» ( s h o r t  ‘ ) MEM D S T i l /X . ' ;  
s a m p l e ! 0 | - * x , -
i f  ( s a m p l e _ t o t < = 8 |  | s a t n p l e _ t o t > = 7 5 0 )  t 
s a m p le  [ O f  “ 512 '»  
s a m p le  ! 1 ] = 5 1 2 ;
1-0;
J - 0 ;
b r e a k ;
1
e l s e  i f [ s a m p l e [ 0 ] > - 5 1 2  s s  s a m p le  1 1 ) < 5 1 2 ) I / *  O n c e  t h e  s a m p le  d i f f e r e n c e  b e t w e e n  t h e  * 
p h a s e  — ( ( i - j ) / s a i n p l e _ t o t )  * 3 6 0 * 1 0 0 0 ;  / *  tw o  s i g n a l s  i s  d e t e r m i n e d ,  t h e  n u m b e r  o f  *
i f ( p h a s e < 0 )  ( / *  s a m p le s  p e r  c y c l e  a n d  a n  a p p r o p r i a t e  *,
p u t s ( " P h a s e  D i f f . ( d e g . ) : " ) ;  / *  m u l t i p l y i n g  f a c t o r  a r e  u s e d  t o  c a l c u l a t e  *
t y p e = 2 ;  / *  t h e  p h a s e  d i f f e r e n c e  i n  u n i t s  o f  d e g r e e s .  *
d i s p l a y ( p h a s e , t y p e ) ; 
p u t s ( "
s a m p le  E 0  ] - 5 1 2 ;
s a m p l e ! 1 ! = 5 1 2 ;
i “ 0 ;
j - 0 ;
b r e a k ;
1
e l s e !
p u t s f ' F h a s e  D i  £ f .  ( d e g . ) : " ) ;  
t y p e = 0 ;
d i s p l a y ( p h a s e , t y p e ) ;  
p u t s ( "  " ) ;  
s a m p l e [ 0 1 = 5 1 2 ;  
s a m p l e ! ! 1 - 5 1 2 ;
1= 0 ;
3=0; 
b r e a  k ;
1
1
e l s e !
++j;
s a m p le  11 ] = s a m p i e  [ 0  ] ;
1
!
r e t u r n ;
I / *  e n d  p h a s e a n a l  * /
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/*
F u n c t i o n :  v o l t _ _ a n a l ( )
D e s c r i p t i o n :  D e t e r m i n e s  t h e  m e a n  p e a k - t o - p e a k  v o l t a g e  o f  e a c h  i n p u t  s i g n a l
I n p u t s :  s a m p l e ^ t o t  =  t o t a l  n u m b e r  o f  s a m p l e s  p e r  c y c l e
*/
v o i d  v o l t _ j a n a l  ( f l o a t  s a m p l e ^ t o t )  { 
u n s i g n e d  i n t  LOC=C), L O C 1 = 0 ; 
s h o r t  * x ;
i n t  s a m p l e [ 2 ] = { 5 1 2 r 5 1 2 } , i , N = 9 ;  / *  T h e  o m i t t e d ,  i n i t i a l  f i l t e r e d  d a t a  w h i c h  p o s s i b l y * /
i n t  m a x = 5 1 2 , i n i n = 5 1 2 , p _ _ t o _ p = 0 ,  t y p e ;  / *  i n c l u d e s  s o m e  t r a n s i e n c e  h a s  b e e n  e x t e n d e d  b e y o n d * /
s a m p l e _ t o t = ( i n t ) ( s a m p l e _ t o t )  ;  / *  t h e  e x p e c t e d  p h a s e  d e l a y  p e r i o d .  T h i s  i s  * /
f o r ( L 0 c = 0 ; L O C < = E L —C O U N T - l ; L 0 C + = 2 ) { / *  p e r f o r m e d  t o  e n s u r e  t h a t  t h e  p e a k - t o - p e a k  v o l t a g e * /
x  =  ( s h o r t * ) M E M _D ST + L 0C ; / *  r e s u l t  i s  l i m i t e d  t o  t h e  s i g n a l ' s  s t e a d y - s t a t e  * /
s a m p l e [ 0 ] = * x ;  / *  r a n g e .  * /
i f ( s a m p l e [ 0 ] > = 5 1 2  && s a m p l e [ 1 ] < 5 1 2 ) {  
f o r ( i = 0 ; i < = N - l ; + + i ) {
f o r ( L 0 C 1 = L 0 C ; L 0 C 1 < = ( s a m p l e _ t o t * 2 ) + L 0 C ; L O C l + = 2 ) { 
x  =  ( s h o r t* ) M E M _ D S T + L 0 C 1 ;  
i f  (* x > m a x )  
m a x = * x ;  
i f ( * x < m i n )min=*x;
} / * T h e  p e a k - t o - p e a k  v o l t a g e  o f  a  s e t  n u m b e r  o f * /
L 0 C = L 0 C 1 ; / * w a v e f o r m s  a r e  s u m m e d  t o g e t h e r .  T h e  m a x im u m  & * /
p  t o r p + = m a x - m in  ; / * m in im u m  l e v e l s  a r e  r e s e t  f o r  e a c h  c y c l e . T h e  m e a n * /
m a x = 5 1 2 ; / * V p - p  i s  t h e n  d i s p l a y e d  w i t h  a n  a p p r o p r i a t e * /
m i n = 5 1 2 ; / * c o m m e n t  w i t h  u n i t s  i n c l u d e d .  T h i s  m e a n  r e s u l t * /
} / * s h o u l d  c o m p e n s a t e  f o r  a n y  e x c e s s  s i g n a l  n o i s e . * /
b r e a k ; / * T h e  i n i t i a l  i f  s t a t e m e n t  i s  r e q u i r e d  o n l y  o n c e  t o * /
} / * i n d i c a t e  t h e  s t a r t i n g  p o i n t  o f  t h e  v o l t a g e * /
s a m p l e [ 1 ] = s a m p l e ( 0 ] ; / * m e a s u r e m e n t ,  h e n c e  a  b r e a k  c o m m a n d  i s  c a l l e d  t o * /
} / * p r e v e n t  t h e  r e c o r d e d  v o l t a g e  m e a s u r e m e n t  f r o m V
i = 0 ; / * b e i n g  o v e r w r i t t e n  a n d  s u i t a b l e  c a u s e s  a n * /
w h i l e ( i < l ) { / * u n c o n d i t i o n a l  e x i t  f r o m  t h e  p r i m a r y  f o r  l o o p . * /
+ + i  ;
i f ( p a s s < 9 ) / * I f  t h e  t a r g e t e d  9  s u c c e s s i v e  p e r i o d i c  w a v e f o r m s * /
b r e a k ; / * w i t h i n  r a n g e  a r e  n o t  f o u n d ,  t h e  p o t e n t i a l l y * /
i f ( s a m p l e  t o t < = 8  I 1 s a m p l e _ t o t > = = 7 5 0 ) / * e r r o n e o u s  v o l t a g e  r e s u l t  i s  i g n o r e d .  B y  u s i n g  t h e * /
b r e a k ; / * s a m p l e s  p e r  c y c l e  v a l u e ,  u p p e r  a n d  l o w e r  s i g n a l + /
e l s e { / * f r e q u e n c y  l i m i t s  a r e  s e t  a t  a p p r o x .  3M Hz & 3 0 k H z * /
p u t s ( " C h # l - V p - p ( m V ) : ; / * r e s p e c t i v e l y .  V o l t a g e  r e s u l t s  r e l a t i n g  t o  s i g n a l s * /
p  t o  p = p  t o  p / ( N * 5 0 ) ; / * a t  f r e q u e n c i e s  b e y o n d  t h e  e x p e c t e d  m e a s u r e m e n t * /
t y p e = l ; / * r a n g e  a r e  r e j e c t e d . * /
d i s p l a y ( p _ t o _ p , t y p e ) ; 
p _ t o _ p = 0 ;
}
}
f o r ( L 0 C = 1 ; L 0 C < = E L _ C 0 U N T - 1 ; L 0 C + = 2 ) { / *  T h e  r e c e i v e d  s i g n a l  o f  c h a n n e l  N o . 2  i s  n o w  * /
x  =  ( s h o r t * ) M EM __DST+L0C; / *  a n a l y s e d .  * /
s a m p l e [ 0 ] = * x ;
i f ( s a m p l e [ 0 ] > = 5 1 2  && s a m p l e [ 1 ] < 5 1 2 ) {  
f o r ( i = 0 ; i < = N - l ; + + i )  {
f o r ( L 0 C 1 = L 0 C ; L 0 C 1 < = ( s a m p l e _ t o t * 2 ) + L 0 C ; L 0 C l + = 2 ) { 
x  =  ( s h o r t* ) M E M _ D S T + L 0 C 1 ;  
i f ( * x > m a x )  
m a x = * x ;  
i f ( * x < m i n )  
m i n = * x ;
>
L 0 C = L 0 C 1 ;  
p _ _ t o _ p + = m a x - m i n ; 
m a x = 5 1 2 ; 
m i n = 5 1 2 ;
}
b r e a k ;
}
s a m p l e [ 1 ] = s a m p l e [ 0 ] ;
}
i = 0 ;
w h i l e ( i < l ) {
++i;
i f ( p a s s < 9 )  
b r e a k ;
i f ( s a m p l e _ t o t < = 8 | | s a m p l e _ t o t > = 7 5 0 )  
b r e a k ;  
e l s e {
p u t s ( " C h # 2 - V p - p ( m V )  : " ) ;  
p t o  p = p _ t o _ p / ( N * 5 ) ;  
t y p e = l ;
d i s p l a y ( p _ t o _ p , t y p e ) ;
}
}
r e t u r n ;
} / *  e n d  v o l t _ _ a n a l  * /
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F u n c t i o n :
D e s c r i p t i o n ;
I n p u t s  :
O u t p u t s  : 
R e t u r n s  :
v o i d  d i s p l a y ( f l o a t  v a r ,  i n t  o p t i o n ) {
c h a r  s t r i n g [ 8 ] ;  / *  T o  d i s p l a y  a  m a x im u m  o f  4 s i g n i f i c a n t  f i g u r e s  b e f o r e  a n d  2  • /
i n t  i , j , k , x , y ;  / *  a f t e r  t h e  d e c i m a l  p o i n t ,  i n t e g e r  a n d  r e a l  n u m b e r  v a r i a b l e s  * /
f l o a t  t m p , t m p 2 ;  / *  a r e  d e c l a r e d .  • /
i f  ( o p t i o n = 0 )  { / *  T w o p r i m a r y  d i s p l a y  t y p e  o p t i o n s  a r e  a v a i l a b l e ;  o p t i o n  0  i s  * /
t m p  =  v a r  /  1 0 0 0 0 0 0 ;  / *  u s e d  t o  d i s p l a y  f l o a t i n g - p o i n t  v a r i a b l e s ,  w h i l e  o p t i o n  1  * /
t m p 2  =  v a r  /  1 0 0 0 ;  / *  a p p l i e s  t o  i n t e g e r - t y p e  v a r i a b l e s ,  a s  r e q u i r e d .  * /
}
e l s e {
t m p  =  v a r  /  1 0 0 0 ;
t m p 2 =  0 ; / * T h e  r e a l  t m p  v a l u e  i s  c o n v e r t e d  i n t o  i t s  i n t e g e r * /
} / * r e p r e s e n t a t i o n  c a u s i n g  t h e  d i g i t s  b e l o w  t h e  d e c i m a l  p o i n t  t o * /
x  =  ( i n t ) t m p ; / * b e  r e m o v e d ,  a s  i s  a l s o  t h e  c a s e  f o r  t h e  t m p 2  v a r i a b l e . * /
y  =  ( i n t ) t m p 2 ; / * H e n c e ,  s t r i n g [ 0 ]  w i l l  t h e r e f o r e  i n i t i a l l y  r e p r e s e n t  t h e  A S C I I V
s t r i n g [ 0 ]  =  x  +  ' O ' ; / * c o d e  f o r  t h e  t h o u s a n d  d i g i t  ( t h o u s a n d  k H z  /  t h o u s a n d  m V ) . * /
f o r ( i = l  ;  i < = 3  ;  i + + )  { / * T h e  f i r s t  f o r  l o o p  i s  u s e d  t o  d i s p l a y ,  t h e  h u n d r e d ,  t e n  a n d * /
t m p  =  ( tm p  -  x )  *  1 0 ; / * o n e  d i g i t s .  W i t h i n  t h e  b r a c k e t s  o f  t h e  i n i t i a l  s t a t e m e n t * /
x  =  ( i n t ) t m p ; / * o f  t h e  f o r  l o o p ,  t h e  t h o u s a n d  i n t e g e r  d i g i t  i s  s u b t r a c t e d V
s t r i n g [ i ]  =  x  +  ' O ' ; / * f r o m  i t s  f l o a t i n g  p o i n t  v a l u e  w h i c h  c a u s e s  t h e  r e m a i n i n g  m o s t * /
} / * s i g n i f i c a n t  h u n d r e d s  d i g i t  b e i n g  b e l o w  t h e  r a d i x  p o i n t . * /
s t r i n g [ 4 ]  =  '  .  1 ; / * T h e r e f o r e  *  b y  1 0  a n d  t h e n  f i n d i n g  t h e  i n t e g e r  v a l u e  w i l l * /
f o r ( j  = 5  ;  j < = 6  ;  j + + )  { / * g i v e  t h e  s u i t a b l e  h u n d r e d s  v a l u e  o n l y ,  t h e  s a m e  l o o p * /
tm p 2  =  ( tm p 2  -  y )  *  1 0 ;■ / * c o n t i n u e s  t o  f i n d  t h e  t e n s  & o n e s  d i g i t .  T h e  s e c o n d  f o r  l o o p * /
y  =  ( i n t ) t m p 2 ; / * r e p e a t s  t h e  p r e v i o u s  p r o c e d u r e  f o r  t h e  d i g i t s  b e l o w  t h e * /
s t r i n g [ j ]  =  y  +  * 0 ' ; / * d e c i m a l  p o i n t ,  ' O '  i s  a d d e d  t o  t h e s e  d i g i t s  t o  g i v e  t h e i r * /
}
s t r i n g [ 7 ]  =  'N O ' ;
/ * A S C I I  c o d e  c h a r a c t e r  v a l u e s . * /
i f ( o p t i o n = = l )  { / * T h e  c o n d i t i o n a l  s t a t e m e n t s  a r e  i n c l u d e d  t o  a l l o w  t h e  m o s t * /
f o r {k = 4 ; k < = 7  ;  k + + ) / * s i g n i f i c a n t  n o n - z e r o  f i g u r e  t o  b e  d i s p l a y e d  f i r s t ,  w h i l e * /
s t r i n g [ k ]  =  * \ 0 ' ; / * r e m o v i n g  a n y  u n n e c e s s a r y  d i g i t s  b e l o w  t h e  d e c i m a l  p o i n t . * /
}
i f ( s t r i n g [ 0 ]  = =  10 ' )  { 
f o r ( k=0 ; k<=7; k++)
s t r i n g [ k - 1 ]  =  s t r i n g [ k ] ; 
i f ( s t r i n g [ 0 ]  = =  ' 0 ' )  { 
f o r ( k = 0 ; k < = 6 ; k + + )
s t r i n g [ k - l j  =  s t r i n g [ k ] ;
}
e l s e  {
for(k=0;k<=6;k++)
s t r i n g [ k ]  =  s t r i n g [ k ] ;
}
}
e l s e  {
f o r (k = 0 ; k < = 7 ; k + + )
s t r i n g [ k ]  =  s t r i n g [ k ] ;
>
p u t s ( s t r i n g ) ;  / *  F i n a l l y  a n o t h e r  f u n c t i o n  i s  c a l l e d  t o  w r i t e  t h e  s t r i n g  o f  * /
/ *  c h a r a c t e r s  i n  t h e  s t a n d a r d  o u t p u t  ( s t d o u t )  w i n d o w .  * /
r e t u r n ;
} / *  e n d  d i s p l a y  * /
d i s p l a y ()
T o  d i s p l a y  r e s u l t s  b y  u t i l i s i n g  t h e  s t a n d a r d  o u t p u t  ( s t d o u t )  w i n d o w  t h i s  f u n c t i o n  
c o n v e r t s  m e a s u r e d  d e c i m a l  r e s u l t s  i n t o  t h e  a p p r o p r i a t e  s t r i n g  c h a r a c t e r  f o r m a t ,  
v a r  =  v a r i a b l e  r e s u l t  ( e . g .  f r e q u e n c y  i n  k H z  o r  p - p  v o l t a g e  i n  u n i t s  o f  mV)
o p t i o n  =  f i x e d  o r  f l o a t i n g - p o i n t  d i s p l a y  o p t i o n s
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F u n c t i o n :
D e s c r i p t i o n :
I n p u t s :
O u t p u t s :
R e t u r n s :
f i l t e r _ i n i t ( )
I n i t i a l i s a t i o n  o f  t h e  f i l t e r  v a r i a b l e  
c o e f  «  n u m b e r  o f  f i l t e r  c o e f f i c i e n t s
v o i d  f i l t e r l n l t  ( v o i d )  
t
i n t  i ;
f o r ( i - 0 ;  K - O O E F j  1 + + )  
R _ i n [ 1 J “ 0 ;
r e t u r n ;
) / •  e n d  f i l t e r  i n i t  • /
F u n c t i o n :
D e s c r i p t i o n :
I n p u t s :
O u t p u t s :  
R e t u r n s  :
f i r f i l t e r O
S a m p le  b y  s a m p le  F I R  f i l t e r i n g
i n p u t  — i n p u t  s a m p le  t o  t h e  f i l t e r
s h i f t  ”  d e f i n e s  t h e  Q .N  f o r m a t ,  s h i f t  t h e  p r o d u c t  r i g h t  b y  1 5  b i t s
te m p f i l t e r e d  s a m p le
s h o r t  f i r _ f i l t e r  ( s h o r t  i n p u t ,  I n t  s h i f t )  
(
I n t  1 ;  
s h o r t  te m p ;  
i n t  A c c ;
f o r  ( i - C O E F - 1 ;  i > 0 ;  1 - - )
R _ i n l i l - R _ i n [ i - 1 ] ;  I*  S h i f t  d e l a y  s a m p le s  * /
R _ i n | 0 )  -  I n p u t ;  t *  U p d a t e  m o s t  r e c e n t  s a m p le  * /
A c c  -  0 ;
f o r  ( i - 0 ;  i< C 0 F .F ;  i + + )
A c c  + -  ( i n t ) ( s h o r t ) h l i )  •  ( i n t ) ( s h o r t ) R _ i n ( i ] ;  / *  Sum o p e r a t i o n  i n  C  * /
te m p  — ( s h o r t )  ( A c c » s h i f t ) ;  / *  O u t p u t  i n  1 6  b i t  f o r m a t  * /
r e t u r n  t e m p ;
I /■» e n d  f i r  f i l t e r  * /
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M a in  p r o g r a m m e  
V
/*
v o i d  m a i n ( v o i d ) (
/ * M a in  p r o g r a m m e  v a r i a b l e s  d e c l a r e d  a n d  t h e  E M IF  C E 3
u n s i g n e d  i n t  L O C -O ; ■/* c o n t r o l  r e g i s t e r  i s  c o n f i g u r e d  w i t h  o n e  s e t u p ,
i n t  s a m p le  le n , m o d  v a l ; i* t h r e e  s t r o b e  & z e r o  h o l d  c l o c k  (E L C K O U T ) c y c l e s .
s h o r t  * x , * y , t e m p , o u t p u t ; / * T h e r e f o r e  a n  a p p r o x .  s a m p le  r a t e  o f  1 0 0 M S P S /4  i s
M i n t  •  ) E M I F C E 3  -  0 x 0 0 0 1 0 3 2 0 ; t* e m p lo y e d .  A l s o  n o t e  t h e  m e m o ry  t y p e  i s  s e t  t o
w h i l e d )  {
/ • 3 2 - b i t  a s y n c h r o n o u s  m e m o ry .
s u b m i t _ q d m a ( ) ; / * I n t e r f a c e  b u f f e r  t o  i n t e r n a l  m e m o ry  d a t a  t r a n s f e r
a d j u s t  I n p u t ( ) ; / * 1 0 - b l t  I n p u t  d a t a  s e l e c t e d  t  f i t t i n g l y  a d j u s t e d  f o r
f i l t e r _ i n i t ( ) ; / * e a c h  c h a n n e l ,  t h e n  i n i t i a l i s e  t h e  f i l t e r  v a r i a b l e
f o r ( L O C -O ; L 0 C < - E L  C O U N T - l ; L O C + = 2 )  ( / * S a m p le  b y  s a m p le  f i l t e r i n g  w i t h  s i g n a l  l i m i t s  s e t
x  -  ( s h o r t  * )  MEM D S T U X X T ; / * f o r  c h a n n e l  N o . l .
te m p  -  ( s h o r t ) ( * x  4 O x f f f f ) ;  
o u t p u t  = f i r _ f i l t e r  ( t e m p , s h l f t _ v a l ) ;
1 f ( o u t p u t > 1 0 2 3 )  
o u t p u t = ^ 1 0 2 3 ;  
e l s e  i f ( o u t p u t < 0 )  
o u t p u t - 0 ;
e l s e
o u t p u t - o u t p u t ;
* x  ■* o u t p u t ;
I
f o r ( L O O O ; L O C < = E L  C O U N T -1 ; L 0 C + - 2 )  (
X «  ( s h o r t *  )M E M _ D S T + L O C +  ( (C O E F -1 )  ) ;  
y  ( s h o r t * ) MKM _ D S T + l.O C ;
m o d _ v a l - * x ;
*  y “ m o d _ v a 1 ;
J
f o r ( U X > l ; L 0 C < - E l , _ C 0 U N T - l ; L 0 C i - 2 )  ( / •  S a m p le  b y  s a m p le  f i l t e r i n g  w i t h  s i g n a l  l i m i t s  s e t  * /  
x  -  ( s h o r t  * )  M E M D S T f  L.OC; / ♦  f o r  c h a n n e l  N o . 2 .  * /
te m p  ( s h o r t ) ( * x  & O x f f f f ) ;  
o u t p u t  -  f i r _ f i l t e r ( t e m p , s h i f t _ v a l ) ;  
i f ( o u t p u t > 1 0 2 3 )
o u t p u t - 1 0 2 3 ;  
e l s e  i f ( o u t p u t < 0 )  
o u t p u t - 0 ;
e l s e
o u t p u t - o u t p u t ;
* x  -  o u t p u t ;
f o r ( L O C -1 ; U ) C < —E I ,_ C 0 U N T - 1 ; L 0 C + - 2 ) ( / *  F i l t e r  d e l a y  c o n s i d e r e d  */
x  -  ( s h o r tM M E M _ D S T + L O C + ( ( C O B F - 1 ) ) ;  
y  - ( s h o r t 4 ) MEM D S T + L O C ;  
m o d _ v a l - * x ;
* y " m o d _ v a l ;
s a m p l e l e n  -  f r c q a n o 1 ( ) ;  
v o l t _ a n a l ( s a m p l e _ l e n ) ;  
p h a s e a n a l ( s a m p l e l e n ) ;
)
) / *  e n d  m a in  p r o g r a m m e  • /
/ •  I n p u t  s i g n a l ' s  f r e q u e n c y  c a l c u l a t e d  & d i s p l a y e d  * /
/ *  I n p u t  s i g n a l ' s  m e a n  V p - p  c a l c u l a t e d  & d i s p l a y e d  * /
/ *  P h a s e  d i f f e r e n c e  b e t w e e n  i n p u t  s i g n a l s  c a l c u l a t e d  * /
/ *  a n d  d i s p l a y e d .  * /
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